# THE IMPACT OF DSP ON FUTURE GENERATION HDDS

A SHORT COURSE DEC. 1991

INSTITUTE FOR INFORMATION STORAGE TECHNOLOGY

# DIGITAL SIGNAL PROCESSING IN DISC DRIVES

#### INTRODUCTION/OVERVIEW

**GORDON HUGHES** 

**Seagate Technology** 


December 1991

# DSP AND DISC DRIVE SUBSYSTEMS


- DIGITAL DATA STORAGE IS DSP
  - => DIGITAL IN, DIGITAL OUT
- DRIVE EXTERNAL/INTERNAL INTERFACES ARE DIGITAL

  CONTROLLED BY DRIVE µPROCESSOR
- EXCEPT THREE CLASSICALLY ANALOGI INTERNAL SERVO SYSTEMS
  - HEAD SERVOSTRACK SEEK AND POSITION HOLD
  - RECORDING (READ-WRITE) CHANNEL
  - => DISC SPINDLE MOTOR SPEED SERVO


#### DSP HEAD TRACKING SERVO



#### **DSP READ CHANNEL**



#### SPINDLE SPEED SERVO



#### POTENTIAL DSP ADVANTAGES

- BETTER DRIVE PERFORMANCE SPECS,

  FROM TIGHTER WORST-CASE TOLERANCES TO

  COMPONENTS, TIME, AND TEMPERATURE.
- OR LESS STRINGENT COMPONENT TOLERANCES.
- MORE DRIVE I/O'S PER SECOND,
   FROM OFFLOADING SERVO CONTROL FUNCTIONS
   FROM DRIVE'S μPROCESSOR
- ADAPTIVE CONTROL ALGORITHMS,
   UTILIZING PERFORMANCE DATA,
   OVERLAPPED WITH DATA ACCESSING
   (NO OVERHEAD PENALTY)

#### DSP ADVANTAGES (con't)

• MANUFACTURABILITY:

**SELF CALIBRATION** 

**SELF TEST/DIAGNOSIS** 

**SELF TUNING FOR YIELD ENHANCEMENT** 

DRIVE ERROR RECOVERY

FROM OPERATING SHOCK,

MIS-TRACKING,

MIS-READ

• LOWER SERVO POWER CONSUMPTION,
FROM OPTIMAL PLANT CONTROL MODELS

#### **READ/WRITE CHANNELS**

• EXAMPLE: IBM'S DSP PRML CHANNELS

· CONVENTIONAL CHANNEL DIGITALELEMENTS

**USER DIGITAL DATA INPUT** 

COMPUTE AND APPEND ERROR CORRECTION CODE

ENCODE (ENDKC)

(ANALOG WRITE-READ CHANNEL)

DECODE (ENDAC)

**DETECT AND CORRECT BURST ERRORS** 

**USER DIGITAL DATA OUTPUT** 

#### READ/WRITE CHANNELS (con't)

#### CONVENTIONAL R/W CHANNEL ANALOGELEMENTS

WRITE DRIVER

WRITE CURRENT

WRITE PRECOMPENSATION

- MAGNETIC RECORDING WRITE/READ PROCESS
- READ PREAMP
- READ EQUALIZATION AND NOISE FILTER

AGC CONTROL AND SETTING

BIT QUALIFIER (THRESHOLD LEVEL(S))

BIT TRANSITION DETECTOR

TIMING RECOVERY (PHASE LOCK LOOP)

DATA SEPARATION (TIMING SYNC)

# R/W CHANNEL DSP POTENTIAL ADVANTAGES:

• CONVENTIONAL PEAK DETECTION CHANNELS

FACE INABILITY TO GET NECESSARY 26 dB SNR,

AT HIGH MBITS/IN<sup>2</sup> AREAL DENSITIES

. SNV/HZ NOTES LEVEL IMHERART IN RIW ICS

- ...ESPECIALLY 65 mm AND SMALLER DRIVES
- COMMUNICATIONS CHANNELS OPERATE AT 15-20 dB,
  USING HEAVY ERROR CORRECTION (10-4 RAW BER)
- IBM'S SOLUTION IS DSP PRML,

  (PARTIAL RESPONSE MAXIMUM LIKELIHOOD)
- PARTIAL RESPONSE EQUALIZATION

  ALLOWS BITS TO BE PACKED CLOSER TOGETHER,

  BY ALLOWING CONTROLLED INTERFERENCE.
- · A PENALTY IS THAT EQUALIZATION MUST BE PRECISE
- => USE DSP DIGITAL FILTER EQUALIZER

  NEFED SIO ACCUSED TO CONTENSATE FOR HEAD INDUSTRIES.

#### R/W CHANNEL DSP ADVANTAGES (con't)

- A SAMPLED VITERBI BIT DETECTOR IS OPTIMAL
- => A DIGITAL SIGNAL PROCESSING METHOD

  PARK LOCATION NOT COHERENT
- CLOCKING AND AGC CAN ALSO BE DONE IN THE DSP
  ....(PR'S HIGH BIT DENSITY DESTROYS THE PEAKS USED
  FOR CONVENTIONAL CLOCKING)
- DSP READ CHANNEL RESULTS IN:
   HIGHER BPI, BY USING PARTIAL RESPONSE.
   HIGHER TPI, SINCE VITERBI ALLOWS LOWER
   PLAYBACK AMPLITUDES (NARROW TRACKS)
- => HIGHER AREAL DENSITY (MBITS/IN<sup>2</sup>)

  IBM IS SAYING 15-30% FOR FIRST GENERATION

  EVEN MORE LATER

  150 m BITS / SQN Density

#### HEAD/TRACK SERVOS

- SERVO INPUT: HEAD-TRACK POSITION: INTEGER TRACK NUMBER (GRAY CODE), PLUS FRACTIONAL TRACK ERROR
- SERVO OUTPUTS:

  ACCELERATION COMMAND (ACTUATOR CURRENT),

  SEEK COMPLETE, SEEK ERROR, HEAD OFF TRACK

  //nBedde Serve week No track white Writing.
- CONTINUOUS SERVO SIGNAL IN LARGER DRIVES
- SAMPLED SERVO COMMON IN SMALL DRIVES (3-5 KHZ)
- NOTE: SERVO SYSTEM SAMPLING OCCURS BEFORE ANY

  ANTI-ALIASING FILTER POSSIBLE.

  THIS CAN ALIAS HEAD FLEXURE 3-7 KHZ RESONANCE

  Head / Gin Buc Mesonance

  INTO SERVO PASSBAND.

  Wish Note Hilter + Tillity

  Con Thouad Resonance Stach of Usal

  MEANS RESONANCE MUST BE HELD WITHIN LIMITS,

  MINIMUM RESONANCE SPEC NO LONGER ENOUGH.

#### PLANT MODEL ("OBSERVER")

- A POWERFUL CONCEPT FOR DSP
- CAN EFFECTIVELY ALLOW SAMPLED SERVO TO

  APPROACH SEEK/SETTLE PERFORMANCE

  OF A CONTINUOUS SERVO,

  WITHOUT THE WASTED DISC SURFACE OVERHEAD,

  AND MECH/THERMAL MISREGISTRY PENALTY.
- CAN REDUCE OFFTRACK DATA RISK

  CAUSED BY MECHANICAL SHOCK/VIBRATION

(VALIDATE SERVO PES SAMPLES AGAINST OBSERVER PREDICTION)

#### DSP PLANT MODEL (con't)

- CONVENTIONAL LINEAR FREQUENCY DOMAIN ANALYSIS
   MODELS SECOND ORDER PLANT MECHANICAL SYSTEM,
   INCLUDING CRITICAL ARM-HEAD RESONANCES
- STATE VARIABLES ARE HEAD POSITION AND VELOCITY
- DSP TIME DOMAIN OBSERVER

PREDICTS PRESENT STATE.

MINIMIZES SERVO LAGS,

ALLOWS NONLINEAR ELEMENTS.

#### **EXAMPLES:**

**ACTUATOR FORCE CONSTANT V.S. POSITION** 

HEAD-ARM SETTLING TIME VARIATIONS

#### DSP PLANT MODEL (con't)

- SERVO ERROR MODELS ALLOW SELF CAL/ADAPTATION:
  - 1) ACTUATOR FORCE CONSTANT,

    OVER TIME, TEMPERATURE, TRACK (NONLINEAR)

    DRIVE CURRENT SATURATION (NONLINEAR)
  - 2) ACTUATOR BIAS FORCE OVER TRACK POSITION

    (FROM HEAD FLAT CABLE, WINDAGE) (LINEAR)
  - 3) INDIVIDUAL HEAD THERMAL OFFSETS (LINEAR)
- REPETITIVE RUNOUT ELIMINATION POSSIBLE
   LINEAR FEEDFORWARD CONTROL,
   BY RUNOUT-LEARNING DSP FILTER
- ADAPTIVE SEEK ALGORITHM:

MONITOR SEEK SETTLING TIME DURING DATA ACCESS
TO MINIMIZE TOTAL SEEK TIME AND OFFTRACK

#### **DISC SPINDLE SERVO**

· CONTROLS DISC SPIN MOTOR:

3-Ø BRUSHLESS PERMANENT MAGNET MOTOR,

HAS NO FEEDBACK SENSORS (SPACE UNITATION IN SMALL DRINES

LINITED TO 3600 RPM BY LINITED MOTOR

TOPONE + SV ONLY REQUIREMENT.

• EXAMPLE DRIVE SPINDLE SERVO:

RPM IS PERFECTLY FREQUENCY LOCKED,

USING DISC POSITION PHASE LOCK LOOP.

POSITION NOISE SIGMA ≈ 50 NSEC - ~ NO GAPOT END OF NOTOTION.

#### DISC SPINDLE SERVO (con't)

#### **CONVENTIONAL DIGITAL SERVO ELEMENTS:**

- A DIGITAL PHASE LOCK LOOP
- USES WRITE CLOCK CRYSTAL AS POSITION REFERENCE
- USES INPUT FEEDBACK SIGNAL FROM MOTOR BACK EMF
   MEASURED OFF THE TWO UNDRIVEN PHASES:
   THE TIMES WHEN THE PHASE VOLTAGES ARE EQUAL.
   => AN APERIODIC DIGITAL SAMPLED SIGNAL,
- GENERATES ANALOG COMMAND VOLTAGE

  TO COMMAND MOTOR ACCELERATION PUMP UP/DOWN

#### DISC SPINDLE SERVO (con't)

#### **CONVENTIONAL ANALOG SERVO ELEMENTS**

- START AND COMMUTATION LOGIC
- ANALOG FEEDBACK STABILIZATION LOOP
- INPUT IS DIGITAL PLL ACCELERATION COMMAND.
- OUTPUT IS SPINDLE MOTOR COIL CURRENT, FROM 3-Ø ANALOG POWER DRIVERS.
- INTERFACE TO DRIVE  $\mu P$  MINIMAL. POSITION PHASE ERROR CAN BE INTERROGATED. SPINDLE EXTERNAL SYNC SIGNAL (OPTIONAL)
- IS THIS AN ERSATZ DSP?
   ...ITS SAMPLED, PARTLY DIGITAL
   ...BUT SAMPLING TIMES ARE APERIODIC,



University of California at Berkeley

#### Discrete-time and Digital Signal Processing

#### **David G. Messerschmitt**

Discrete-time and digital signal processing are increasingly prevalent, due to many factors. Increasingly, analog signal processing is employed only at the very highest speeds where digital solutions are not available.

#### **Objectives:**


- •What are the differences and similarities between discrete-time and continuoustime? How do we convert between the two?
- •What are the differences and similarities between digital and analog?
- •What are the advantages and disadvantages of digital and discrete-time?

#### **Typical Configuration**

#### Electrical Engineering and Computer Science



University of California at Berkeley



#### Oversimplified!

#### **Basic elements:**

- •Sampler to convert continuous-time to discrete-time
- •Analog-to-digital converter to convert from analog to digital
- •Signal processing implemented in the digital and discrete-time domain
- \*Digital-to-analog converter to convert from digital to analog

Also required are anti-aliasing and reconstruction low-pass filters



University of California at Berkeley

#### Comparison of Continuous- and Discrete-Time Signals

Different time variables: x(t) and x[n]

Both can be periodic:

$$\bullet x (t + T) = x (t)$$

$$\bullet x [n+N] = x [n]$$

Sinusoids exist (and are very important):

$$\bullet x(t) = \cos(\omega_0 t)$$

$$\bullet x[n] = \cos(\lambda_0 n)$$

Continuous-time (but not discrete-time) sinusoids are always periodic:

$$\cdot \cos \left( \omega_0 \cdot \left( t + \frac{2\pi}{\omega_0} \right) \right) = \cos \left( \omega_0 \cdot t \right)$$


$$\cdot \cos (\lambda_0 \cdot (n+N)) = \cos (\lambda_0 \cdot n) \text{ for } \lambda_0 = \frac{2\pi}{N} \cdot k$$



University of California at Berkeley

# Why Discrete-Time Sinusoids are Not Always Periodic

Represent sinusoid as real part of complex exponential  $e^{j\omega_0 t}$  or  $e^{j\lambda_0 n}$ :



Discrete-time vector moves in discrete steps, only retraces the same points for specific values of  $\boldsymbol{\lambda}_0$ 



University of California at Berkeley

# Discrete-Time Sinusoids Are Periodic in Frequency

When we increase the frequency by  $2\pi$ , a discrete-time sinusoid does not change:

• cos 
$$((\lambda_0 + 2\pi) \cdot n) = \cos(\lambda_0 \cdot n)$$

The interesting range of frequencies is an interval of length  $2\pi$ 

$$\bullet \lambda_0 \in [-\pi, \pi]$$

This is a form of frequency aliasing

For example, frequency  $\lambda_0 = 2\pi$  results in the same samples as frequency  $\lambda_0 = 0$  (d.c.)

### Some Examples of Frequency Aliasing

Electrical Engineering and Computer Science



University of California at Berkeley

$$\cos(\omega_0 t) \longrightarrow \cos(\lambda_0 \cdot n)$$

$$\lambda_0 = \omega_0 \cdot T$$

Increasing  $\lambda_0$  by  $2\pi$  ( $\omega_0$  by  $\frac{2\pi}{T}$ ) results in the same samples!

Sampling is not reversible: many input continuous-time signals can result in the very same samples!


Normal response is to limit input frequencies to half the sampling

rate: 
$$|\omega_0| < \frac{\pi}{T}$$

### Some Examples of Frequency Aliasing

Several continuous-time waveforms have the same samples:





However, there is only one waveform bandlimited to  $\frac{\pi}{T}$  with that set of samples (the others all have higher frequency components)

NTOUIST MATE - 1/2 SANPLENOTE.

Electrical Engineering and Computer Science




University of California at Berkeley


## Some Examples of Frequency Aliasing New 0 3 SALPLES / Perio D FOR COMMENT PRECORE


### Electrical Engineering and Computer Science





University of California at Berkeley























University of California at Berkeley

### **Digital Filters (LTI Systems)**

The MOSTIENT



$$e^{j\lambda n} - H(e^{j\lambda}) - H(e^{j\lambda}) \cdot e^{j\lambda n}$$

These functions  $H(j\omega)$  and  $H(e^{j\lambda})$  are known as the frequency response, h(t) and h[n] are the impulse responses

Input complex exponentials of a given frequency result in output complex exponential at the same frequency

Equivalent effect on sinusoids is an amplitude and phase shift

 $H(e^{j\lambda})$  is periodic in  $2\pi$ : Only range  $|\lambda| < \pi$  is of interest



University of California at Berkeley

### Two Types of Implementable Digital Filters

Finite impulse response (FIR):

$$y[n] = \sum_{k=0}^{M} b_k \cdot x[n-k]$$

•
$$H(e^{j\lambda}) = \sum_{k=0}^{M} b_k \cdot e^{-j\lambda k}$$

Infinite impulse response (IIR):

• 
$$y[n] = \sum_{k=0}^{M} b_k \cdot x[n-k] - \sum_{k=1}^{N} a_k \cdot y[n-k]$$



University of California at Berkeley

## Continuous-Time Filter Implemented in Discrete Time

Sample, preceded by anti-alias lowpass filter:

$$x(t) \rightarrow \begin{array}{|c|c|} \hline LPF \\ \hline \pi \\ \hline \overline{T} \end{array} \qquad nT \qquad x[n]$$

Discrete-time filter:


$$x[n] \longrightarrow h[n] \\ H(e^{j\lambda}) \longrightarrow y[n]$$



University of California at Berkeley

# Continuous-Time Filter Implemented in Discrete Time (Con't)

**Reconstruct continuous-time signal:** 



Pulse-amplitude generator produces sequence of pulses amplitude-modulated by y[n]


Lowpass filter reconstructs continuous-time signal by interpolation

Within the bandwidth 
$$\frac{\pi}{T}$$
,  $Y(j\omega) = H(e^{j\lambda T})$ 



University of California at Berkeley

#### **Quantization Distortion**




For K bit quantizer, there are  $2^K$  quantization intervals, with overload point at  $2^{K-1} \cdot \Delta$  with step-size  $\Delta$ 

## Quantization Distortion is Often Modeled as Additive White Noise

Electrical Engineering and Computer Science



University of California at Berkeley



The successive samples of "quantization error" are approximately uncorrelated if the input signal is "random"

For step-size  $\Delta$ , the quantization error power is approximately

 $\frac{\Delta^2}{12}$ , or easily related to K and the overload point

In contrast to thermal noise, quantization distortion goes away when the signal is absent!



University of California at Berkeley

#### **Effect of Quantization Error**

Added quantization noise at A/D converter: a price to be paid for A/D conversion

Control by adjusting precision (number of bits)

#### **Roundoff errors in internal computations**

•Control by adjusting precision of internal arithmetic, which is typically greater than input/output

Overflow problems due to overload point of quantizer

- •Limits dynamic range
- •Scaling is big issue in fixed point arithmetic
- •Floating point arithmetic increases the dynamic range dramatically

Change in filter frequency response due to quantization of coefficients

•Coefficient quantization normally taken account of in filter design



University of California at Berkeley

#### Some Advantages of Digital Systems

Highest-density IC technologies (based on DRAMs) are primarily digital: poor or non-existent capacitors, etc.

Regenerative property of digital systems is extremely important in storage and transmission applications (avoids the "multiple generation problem" of analog)

Accuracy can be increased arbitrarily by increasing the precision of the arithmetic

Accuracy is forever: no component drift or temperature variations

Digital systems are deterministic: testing and fault detection are much easier

Design abstraction makes complexity easier to manage, reduces designer skill level required (analog designers difficult to find)

Programmable solutions

Much more complex algorithms are feasible

### **Design Abstraction in Digital Systems**

Electrical Engineering and Computer Science



University of California at Berkeley

Program
Instruction Set
Architecture
Register
Logic Element
Circuit
Device

Typically designers are split into three semi-independent groups: logic/circuit/device, instruction set/architecture/register, programmers

Much higher complexity designs become feasible

## Electrical Engineering and Computer Science



University of California at Berkeley

## Some Disadvantages of Digital Discrete-Time Systems

In a continuous-time world, A/D/A conversion incurs an extra cost

Quantization error is incurred at the A/D converter and internal to the computations (although it can be controlled to whatever extent necessary)

Highest-speed systems must be implemented in analog

- •A/D converters and multipliers are typical bottlenecks
- •Example: microwave RF

Design effort expended in finite precision issues (quantization, dynamic range)

Synchronization is major issue, particularly as the signal propagation times increase in relation to the clock cycle

## Electrical Engineering and Computer Science



University of California at Berkeley

# Some Examples of DSP Commercial Applications

Digital compact disk

Compressed digital television (NTSC, HDTV)

**Digital television receivers** 

Digital audio broadcast

Digital transmission and switching in telephony

Digital cellular telephone

Voiceband data modems

Compressed video conferencing

		-
	·	

# **Digital Filters**

December 14, 1991

Hemant K. Thapar

IBM Corporation San Jose, California Telephone 284-0308


## **TOPICS**


- Why Consider Digital Filters
- Filter Design Problem
- Digital Filter Design Tools
- Digital Filter Design Methods
- Applications

## 1. WHY CONSIDER DIGITAL FILTERS

- Component tolerances (Accuracy)
- End-of-life component tolerances (Reproducibility)
- Implementation of Time-Varying Filters
   Presettable filters
   Adaptive filters
- Size
- Power Dissipation
- Control of transient response

# **Analog and Digital Components**






A Second-order Bandpass Filter

## **TOPICS**

- Why Consider Digital Filters
- Filter Design Problem
- Digital Filter Design Tools
- Digital Filter Design Methods
- Applications


## 2. FILTER DESIGN PROBLEM



#### **Motivation**

- Improve quality of the output signal:
   Remove noise, interference, and distortion.
- Process or extract information from the input:
   Estimation and prediction.

Some notion of frequency discrimination is involved:



 Linkage between time-domain and frequency-domain behavior:

$$y(n) = \frac{1}{2\pi} \int_{-\pi}^{\pi} Y(\omega) d\omega$$

## **Analog and Digital Frequencies**


Sampling of the analog signal

$$x_a(t) = A \cos(\Omega t + \theta)$$

produces

$$x(kT) = A \cos(\Omega kT + \theta) \Delta A \cos(\omega k + \theta)$$

- $\Omega$  rad/sec  $\iff \omega = \Omega T \ rad/sample$
- Relationship between analog and digital frequencies:



• When the Nyquist sampling theorem is satisfied, the digital frequency is always less than  $\pi$  radians; that is

$$\omega = \Omega T < \pi$$

## **TOPICS**

- Why Consider Digital Filters
- Filter Design Problem
- Digital Filter Design Tools
- Digital Filter Design Methods
- Applications

## 3. Filter Design Tools

Restrict the allowed structures to:

Non-Recursive Filters

Recursive Filters

#### **Non-Recursive Filters**

 Output is formed by linearly combining a sequence of inputs:

$$y_k = \sum_{i=-N}^{N} a_i x_{k-i}$$

Samples: .... $x_{k+2}$   $x_{k+1}$   $x_k$   $x_{k-1}$ ...

Multiply: ...  $x$   $x$   $x$   $x$ ...


Coefficients: ... $a_{-2}$   $a_{-1}$   $a_0$   $a_1$  ...

Sum:

Output:  $y_k$ 

Example: 
$$a_{-1} = 0.8$$
,  $a_0 = 1$ ,  $a_1 = 0.6$   

$$\Rightarrow y_k = 0.8x_{k+1} + x_k + 0.6x_{k-1}$$




#### **Recursive Filters**

UNSTABLE- SINUSOIDAL OUTPUT UNDESINABLE

 Output is formed by linearly combining sequences of inputs and previous outputs:

$$y_k = \sum_{i=0}^{N} a_i x_{k-i} + \sum_{l=1}^{M} b_l y_{k-l}$$

 Output at time k depends upon the previous outputs.
 Therefore, initial conditions must be known before the output due to the first input can be computed.



#### **Unit Pulse Response**

Response for a unit pulse input, defined as:

$$x_k = \begin{cases} 1, & k = 0 \\ 0, & otherwise \end{cases}$$

Nonrecursive Filters: VERT STABLE, CAN BE OPTEMIZED

$$h_k \underline{\Delta} y_k = \sum_{i=-N}^{N} a_i x_{k-i}$$

$$= a_k$$

The unit pulse response is a finite sequence of (2N+1) terms. Such filters are, therefore, often referred to as FINITE IMPULSE RESPONSE (FIR) filters.

#### **Recursive Filters:**

$$h_k \triangle y_k = \sum_{i=0}^{N} a_i x_{k-i} + \sum_{l=1}^{M} b_l y_{k-l}$$

 Even though there are a finite number of a<sub>k</sub>s, the second term can continue to generate an output long after the first term is zero. Such filters are, therefore, often referred to as INFINITE IMPULSE RESPONSE (IIR) filters.

#### **Properties**

Homogeneity and Superposition:

if 
$$x_k \Rightarrow y_k$$
 and  $s_k \Rightarrow r_k$ 

then 
$$fx_k + gs_k \Rightarrow fy_k + gr_k$$


Shift-invariance:

if 
$$x_k \Rightarrow y_k$$
 then  $x_{k-1} \Rightarrow y_{k-1}$ 


- Filters that admit homogeneity, superposition, and shift-invariance are referred to as linear, timeinvariant (LTI) filters.
- Input-Output of such filters can be defined by the discrete-time convolution:

$$y_k = \sum_{i=-\infty}^{\infty} x_i h_{k-i}$$

### **Structures**




• Cascade:  $h_{C,k} = \sum_{l=-\infty}^{\infty} h_{1,l} h_{2,k-l}$ 



• Parallel:  $h_{P,k} = h_{1,k} + h_{2,k}$ 

#### **Eigenfunctions**



• Def:  $\alpha_k$  is an eigenfunction of the digital filter iff the application of  $\alpha_k$  produces the scaled output  $\lambda \alpha_k$ .  $\lambda$  is referred to as the eigenvalue.

$$\lambda \alpha = \sum_{j=0}^{\infty} h_a - \alpha_{k=j}$$

#### **Eigenfunction 1:**

$$a_k = \exp(j\omega k) = \cos(\omega k) + j\sin(\omega k)$$

produces an output

$$\exp(j\omega k) \left[ \sum_{l=-\infty}^{\infty} h_i e^{-j\omega l} \right]$$

- $H(\omega) = \sum_{l=-\infty}^{\infty} h_l e^{-j\omega l}$  is referred to as the frequency response of the digital filter. Note that  $h_l$  uniquely determines  $H(\omega)$ .
- $H(\omega)$  is, in general, complex, and may be written as  $H(\omega) = |H(\omega)| e^{\phi(\omega)}$

Then, if the input is  $\cos \omega k$ , the output is given by  $|H(\omega)|\cos(\omega k + \phi)$ .

#### **Eigenfunction 2:**

$$\alpha_k = z^k$$

produces an output

$$z^{k} \left[ \sum_{l=-\infty}^{\infty} h_{l} z^{-l} \right]$$


•  $H(z) = \sum_{i=1}^{\infty} h_i z^{-i}$  is referred to as the transfer function of the  $d\bar{i}g\bar{i}$  al filter. Note that  $h_i$  uniquely determines H(z).

• 
$$Y(z) = H(z) \times (z)$$
  
 $Y(z) = ... + y_0 + y_1 z^{-1} + y_2 z^{-2} + y_3 z^{-3} + ...$   
 $Y(K) = \{... y_0, y_1, y_2, y_3, ...\}$ 

#### **Z-transform and Frequency Response**

• 
$$H(\omega) = H(z)|_{z = \exp(-j\omega)} = \sum_{l=-\infty}^{\infty} h_l e^{-j\omega l}$$


Geometrical interpretation



• Frequency response for digital filters is periodic in  $2\pi$ .

# An Example

$$h_{-1} = 1$$
,  $h_0 = 2$ ,  $h_1 = 1$ 



## Frequency Response of FIR and IIR Filters


FIR Filters

$$H(\omega) = \sum_{l=-N}^{N} a_l e^{-j\omega l}$$


Recursive Filters

$$H(\omega) = \frac{\sum_{i=0}^{N} a_i e^{-j\omega i}}{1 - \sum_{m=1}^{M} b_m e^{-j\omega m}}$$

#### **Cascade and Parallel Forms**



• Cascade:  $H_C(\omega) = H_1(\omega)H_2(\omega)$ 




• Parallel:  $H_P(\omega) = H_1(\omega) + H_2(\omega)$ Complex NUMBERS - TAME TIME IF CINCUIT II TO WORK,

## **TOPICS**

- Why Consider Digital Filters
- Filter Design Problem
- Digital Filter Design Tools
- Digital Filter Design Methods
- Applications

# 4. Filter Design Methods

#### **Fourier Series**



*Error*: 
$$E(\omega) = D(\omega) - H(\omega)$$


Squared – error: 
$$\mathcal{E} = \int_{-\pi}^{\pi} |E(\omega)|^2 d\omega$$

min 
$$\varepsilon \Rightarrow h_k = \frac{1}{2\pi} \int_{-\pi}^{\pi} D(\omega) e^{j\omega k} d\omega$$

- The  $h_k$  sequence generates the smallest integral squared-error than any other response.
- Each  $h_k$  is computed independently; value of one term does not affect the other.
- Set  $a_k = h_k$ .
- Truncation error is given by:


$$\mathcal{E}_{T} = \int_{-\pi}^{\pi} |D(\omega)|^{2} d\omega - 2\pi \sum_{i=-N}^{N} |a_{i}|^{2}$$

## An Example




$$h_k = \frac{1}{\pi k} \sin(\frac{\pi k}{2}), \quad h_0 = 0.5$$

## Frequency Response as a function of N




## Frequency Response as a function of N



### Windowing

Rectangular Window

Low-pass Filter Coefficients based on the Fourier Series Method




 Other windowing functions are used to achieve more desirable control of passband ripple and/or stopband attenuation.

### **Commonly-used Windowing Functions**


Rectangular:

$$w(k) = 1$$



Triangular:

$$w(k) = 1 - \frac{|k|}{M+1}, \quad M = 2N+2$$



Hann:

$$w(k) = \frac{1}{2} (1 + \cos \frac{2\pi k}{M}), \quad M = 2N + 2$$

Hamming:

$$w(k) = 0.54 + 0.46\cos\frac{2\pi k}{M}$$
,  $M = 2N + 2$ 

Blackman:

$$w(k) = 0.42 + 0.5\cos\frac{2\pi k}{M} + 0.08\cos\frac{4\pi k}{M}$$
,  $M = 2N + 2$ 


Kaiser:


iser: 
$$W(k) = \begin{cases} I_o \left[ \beta \sqrt{1 - \left( \frac{\mathbf{k}}{(2N+1)/2} \right)^2} \right] / I_o(\beta), \forall k \in \mathbb{N} \\ 0, \text{ otherwise.} \end{cases}$$

where 
$$I_o(3) = 1 + \sum_{m=1}^{\infty} \left[ \frac{(3/2)^m}{m!} \right]$$

#### **Filter Transformations**


Low-pass  $h_{LP}(k)$ 






• Band-pass

$$2h_{LP}(k)\cos(\omega_c k)$$



High-pass




Notch

$$h_{LP, \, \omega 1}(k) + (\, -1)^k h_{LP, \pi - \omega 2}$$


## An Example

Magnitude Response of High-pass Digital Filter



Low-pass Coefficients: 0.064 1.6E-17 -0.11 -1.6E-17 0.32 0.5 0.32 -1.6E-17 -0.11 1.6E-17 0.064 High-pass Coefficients: -0.064 1.6E-17 0.11 -1.6E-17 -0.32 0.5 -0.32 -1.6E-17 0.11 1.6E-17 -0.064

#### **Time-Domain Design Method**



- Input sequence, x<sub>k</sub>, and the desired output sequence,
   d<sub>k</sub> are known; the problem is to determine a<sub>k</sub>.
- Define

$$\underline{a} = \begin{bmatrix} a_{-N} & a_{-N+1} & \dots & a_N \end{bmatrix}$$

$$\underline{d} = \begin{bmatrix} d_0 & d_1 & \dots & d_p \end{bmatrix}, \quad p \ge 2N+1$$

$$\underline{x} = \begin{bmatrix} x_{-N} & x_{-N+1} & \dots & x_{p+N} \end{bmatrix}, \quad$$

Set-up p + 1 equations of the form

$$\begin{bmatrix} x_{-N} & x_{-N+1} & \cdots & x_{N} \\ x_{-N+1} & x_{-N+2} & \cdots & x_{N+1} \end{bmatrix} \begin{bmatrix} a_{-N} \\ a_{-N+1} \\ \vdots \\ a_{N} \end{bmatrix} = \begin{bmatrix} d_{0} \\ d_{1} \\ d_{2} \\ \vdots \\ d_{p} \end{bmatrix}$$

$$\stackrel{\triangle}{=} H$$

$$\underline{a}^{T}$$

$$\underline{a}^{T}$$

$$\underline{d}^{T}$$


 Use least-squares solution to the over-determined system of equations to obtain

$$\underline{a}_{OPT}^{T} = (\underline{\mathcal{H}}^{T}\underline{\mathcal{H}})^{-1}\underline{\mathcal{H}}^{T}\underline{d}^{T}$$

The above equation is of the form

$$\underline{a}_{OPT} = \underline{\Phi}^{-1}\underline{\xi}$$

## **Adaptive Filtering**




Application	<u> </u>	<u>d</u>
System Identification	Known Data	Output Signal
Equalization	Distorted Signal	″Known″ Data
Prediction	Past Input	Present Input

#### **Commonly-used Approach**

 Minimize the mean-squared error between the desired output, d, and a linear combination of the input, x; that, is:

$$E[e_k^2] = E[(d_k - y_k)^2] = E[(d_k - \sum_i a_i x_{k-i})^2]$$

 The above error criterion defines a convex surface for the mean-squared error as a function of the tap weights:



 The adaptive filter starts with an initial guess on the coefficients, a<sub>0</sub>, and progressively moves down the well using:

$$\underline{a}_{k} = \underline{a}_{k-1} - \beta \nabla_{\underline{a}_{k}} E \left[ e_{k}^{2} \right]$$

 In practice, the gradient of the instantaneous squared-error is substituted for the mean squarederror, resulting in the following adaptive algorithm (most commonly referred to as the LMS algorithm):

$$\underline{a}_k = \underline{a}_{k-1} + 2\beta e_k \underline{x}_k$$

• The LMS algorithm is the most commonly-used algorithm in real-time adaptive filtering.

### **TOPICS**

- Why Consider Digital Filters
- Filter Design Problem
- Digital Filter Design Tools
- Digital Filter Design Methods
- Applications

# 5. Applications in Digital Storage


- Recording Channel Identification
- Equalization
- Timing and Gain Control
- Digital servo

### **Recording Channel Identification**




### Input Sequence


Write Current for a 63-bit PRBS Sequence




Averaged Output Waveform




Identified Pulse Response



## **Equalization**





#### 6. SUMMARY

Why consider digital filters:

Component tolerances (Accuracy)

End-of-life component tolerances (Reproducibility)

Implementation of Time-Varying Filters

Size

Power Dissipation

Control of transient response

Design abstraction

Pitfalls in digital filter design:

Relationship between analog and digital frequencies

Direction of sample shifting

Aliasing

Finite precision and arithmetic

Step-size selection

## A/D AND D/A CONVERTERS IN HDD SYSTEMS:

- Servo Channel Requirements/Solutions
  - High Capacity Drives
  - Small Size Drives
- Technology options for a possible read channel architecture.


BILL HUNT ANALOG DEVICES DEC '91.


## \*DEDICATED V'S EMBEDDED SERVO\*

Complete embedded servo front end for HDD

**Trends in HDD servo electronics:** 

- a) New demodulator techniques
- ii) Embedded servo vs dedicated surface





- \* 3 platters => 6 surfaces use 5 for data, 1 for servo
- \* surfaces mechanically linked
- \* continuous position f/back
- \* 1 platter => 2 surfaces interleave data and servo
- \* no registration problems
- \* sampled position f/back

DEC '91 16-Nov-91

#### GENERIC BLOCK DIAGRAM FOR CLASSICAL LARGE CAPACITY/SMALL SIZE HDD'S **RAM Buffer RAM** Write Path Controller System Interface SCSI/AT Interface Read Data sequencer, Path Data ENDEC AGC Preamp Controller & ECC Qualifier µC or DSP Interface Servo ADC Detector I VCM DAC $\mu$ C or DSP **ROM** SPINDLE I LINEAR/PWM MOTOR I Power Drivers DAC LINEAR/PWM

# "CAPACITY"

#### a possible classification

#### **HIGH CAPACITY: > 300 MBYTE**

- Size 5 1/4" to 3 1/2 x 1"
- Capacity 300 Mb > 1Gb
- Access time: 10 mSEC
- Transfer rate: > 15 MB/S
- Improved Reliability (ELF)/(MTTF)
- Reducing cost

#### **SMALL SIZE** < 100M BYTES


- Size 3 1/2" to 2 1/2" to 1.8"
- Capacity 20 to 100 mb
- Low power
- "Zero" power in power down mode
- Lower supply voltage (smaller batteries) 3V
- Improved Reliability (ELF)/(MTTF)
- Reducing Cost

#### "LARGE" DRIVE:

#### system requirements

- Power control VCM/Spindle Motors
- For increasing capacity
  - An increase in T.P.I.
  - An increase in data transfer rate
- Dedicated/Hybrid servo.
- Reduced access time requires adaptive servo control.
- More measurement of system parameters required.
- More control of system parameters.
- Increased integration to reduce foot print.
- Reduced costs.

## 3.5" DRIVES - 'LARGE' CAPACITY




#### 'LARGE' DRIVE: TECHNOLOGY REQUIREMENTS

- + 5V/+ 12v operation (+ 12 V to drive motors)  $\pm$  10%.
- Increased T.P.I.


10V+0B.W


- More resolution on VCM control (> 10 bits).
- More resolution on position sensing (> 8 bits).
- Maximise Channel S/N Ratio Use 'Bias' referenced signals.
- Dedicated/Hybrid servo control:
- Reduced Access Time
  - Faster through put through servo demod. channel.
  - Faster ADC conversion time. equivalent.
  - Faster processing uP/DSP.
  - Adaptive control bandwidth; AGC, rectifier discharge rate..
- Fast interface speed for high speed uP's/DSP.
- Integration to give smaller foot print.
  - Multiple small pin count SMD's (SOIC).
  - Single large pin count SMD's (PQFP).
- Functional integration:

Include power pre – drivers; loop control element; with VCM DAC.



#### AD7774 FUNCTIONAL BLOCK DIAGRAM





#### WILLIAMS et al., FULLY INTEGRATED BIC/DMOS HEAD-ACTUATOR PIC





Fig. 1. HDD head-positioning servo system

·		
	•	



# 'SMALL' SIZE

#### **SYSTEM REQUIREMENTS:**


- Reducing size 3 1/4 to 2 1/2 to 1.8".
- For increasing capacity to 80 mb.
  - an increase in T.P.I.
  - an increase in data transfer rate.
- Single platter.
- Power save mode for portable PC's (Laptop/notebooks).
- Low volume battery.
- ■Low Low cost.

# 'SMALL' SIZE


#### **Technology Requirements:**

- For reduced size to < 1.8"</p>
  - Component height reduction
  - Foot print reduction
- Embedded servo technique single platter.
- Increased capacity by BPI/TPI increase, requiring more bandwidth/resolution (> 10 bits).
- Power save requires power down mode to < 1% normal.</p>
- Minimize normal power drain to maximize life of fixed size battery.
- 5V only operation reducing to  $3V \pm 10\%$ .
- Fast Interface speed for high speed uP's/DSP.
- Integration of additional functions.
  - Power drivers/devices and control circuits for VCM.
  - Servo demodulation spindle control functions.
- SMD packaging SOIC/PQFP for small foot print.
- TSOP/TPQFP for low (thin) packages.


10,112







- Embedded Servo Demod.
- BICMOS Technology
- 10 Bit Resolution DAC (VCM) + ADC
- Area detect for increased noise immunity
- 'MOTEL' Interface
- 5V operation + 10%
- Power Down option
- On chip ref.
- Gated/Signal Sync'd mode (ZCD)
- Additional 8 bit DAC for spindle control
- 5MHz signal input allowed
- 2.1 uSEC conversion time per acquired burst.
- Software control # of bursts, # cycles/burst.
- 28 SOIC /32 pin TSOP



- \* 5V + 5%
- \* 8 CH 10 bit ADC 2.5 uSEC.
- \* Two 10 bit DAC's
- \* Area Detection
- \* PGA, software control
- \* Gated control of integration
- \* # bursts software control
- \* Voltage fault detection
- \* On chip ref.
- \* Motel Interface
- \* 44 SOIC


## **SMALL DRIVE**


### **Further Integration : Options:**


\* Merge A/D and D/A function with DSP/uP

-(1)


- \* Merge A/D & D/A function with
  - VCM Power Control
  - All Spindle Control Functions
  - Programmable servo timing control
  - (Servo demod. merged with Read Channel –








BLOCK DIAGRAM 88i 32H4631





# **SMALL DRIVES**

## **FUTURE:**

- 3V Operation
- Smaller motors
- Lower power drive < 250 mA (included on chip)
- CMOS
- Single chip embedded servo?
- Semiconductor Memories!!

# **ADC FOR PRML CHANNEL**

- TECHNOLOGY OPTIONS

## PROPOSED ADC SPECIFICATION

Resolution: 6 Bits

Accuracy: Target 5.8 ENOB EFFECTIVE NUMBER OF BITS

Sampling Rate: 72 MSPS

Error Rate: 10 E - 10

Input Bandwidth: 5.8 ENOB to 25 MHZ

5.0 ENOB to 50 MHZ (1.4 NyQuist)

Input Signal Range: 1.5 Vpp differential

+/- 375 mV about 2.5V

Input Capacitance 5 PF DIfferential

**Jitter** 

< 40 PS

**PSRR** 

< 30db at 30 MHZ

Assumed Driving Impedance:

100 ohms

Power Supply:

5V ± 10%

**Power Dissipation** 

200 mW total

100 mW for comparators

Temperature Range

0° to 70° C Ambient

0° to 125° C Junction Temp.

**Package** 

Surface Mount: (SOIC/PQFP)

# KEY COMPARATOR SPEC'S DEDUCED FROM ADC SPEC

- Error Rate (ER).
- Input signal bandwidth (B.W.).
- Power dissipation (per comparator) (P.D.).
- L.S.B. size/input signal range.

### **COMPARATOR EVALUATION**

■ Bipolar, CMOS, BICMOS circuits studied.

Relationships between technology/P.d/ER/BW established.

# **BIPOLAR RESULTS:**

- >5 GHZ devices will meet 72 msps rate.
- Power dissipation is marginal.
- Dynamic range good.
- > 100 MHZ input bandwidth possible.
- Good tolerance of temp/supply variations.
- Major problem with ECL to CMOS/TTL conversion.
- Can be extended to higher resolution.

# **CMOS RESULTS:**

- Technology ≤ 1u meets 72 Msps rate. (No auto zero cycle).
- Power dissipation just O.K.
- Marginal on input bandwidth, sharp break off.
- Concern on dynamic range, comparator offset.
- Solves the level shift problem.
- More sensitive to temp/supply variations than bipolar.

## **BICMOS:**


- Needs 


  1 u CMOS Technology.
- Needs good bipolar device > 5GHz.
- Meets power requirements.
- Input bandwidth to > 100 MHZ possible.
- Dynamic range O.K., due to low offset.
- Good tolerance to supply/temp variations.
- Possible to increase resolutions.
  - Best Choice for Target Spec.

# DAC's FOR SMALL DRIVES OPERATING AT 3V.

- What's the best architecture?
- Assume Fine Line CMOS technology:
  - (a) String Dac:
    - 2<sup>N</sup> Switches (256/1024)
    - Poly Resistor string
    - Guaranteed monotonic to resolution
    - 7/8 bits accurate
    - Vout range; 0 to Vref
    - Static output
    - Needs high impedance load
    - Not very fast

#### CMOS DIGITAL-ANALOG AND ANALOG-DIGITAL CONVERTERS






- (b) Current Source DAC (e.g. RAM DAC)
  - Can be very fast
  - Limited voltage output range (0 1.5V).
  - 10 bits monotonicity possible
  - 8/9 bits accurate
  - Static output
  - Could be calibrated.

### (c) Switch Cap DAC

- C-2C architecture or variations there of
- Dynamic output for fixed input code
- Needs post filtering
- Needs poly poly caps. for 10 bits monotonicity
- Could be calibrated.




t

**!**~7

### (d) (P.W.M) DAC

- 10 bits in 100uSEC possible
- Dynamic output
- Needs post filtering
- Small size.




H

- Choice of architecture should consider complete function not just D/A function i.e. follow on amplifiers; power drivers etc..
- Adjustment required to zero out accumulated offsets in the DAC/Driver chain.

#### - Use Calibration

#### But when can we calibrate??



# ADC'S for Small Drives operating at 3V

- What's the best architecture?
- Assume fine line CMOS Technology
- (a) SAR Technique:
  - Efficient in area
  - Low Power Consumption
  - Limited in conversion speed
     (1 uSEC at 8 bits, 3 uSEC at 10 bits)
  - Use string DAC/Switch Cap. DAC/ Current Source DAC.
  - Sampled data comparator design
  - 9 bits no missed codes possible
  - 7/8 bits accurate
  - Could be calibrated.

# SUCCESSIVE APPROXIMATION A/D CONVERTER ENCODER






Figure 4.2

William La





CHEEN IS

M

### (b) Flash - Flash technique:

- Achieves faster conversion time (200/400 nSEC).
- Greater power consumption
- Larger in area
- 8 bits (4 + 4)/10 bits (5 + 5) resolution
- 7/8 bits accurate
- Sensitive to noise.







Figure 4.4

. .

personal and accommodern

- 274

- Choice of architecture should consider complete function not just the A/D function, i.e. pre conditioning stages etc..
- With small signal span offsets become a problem.
  - Use calibration
  - when can we calibrate?



- (c) Full Flash Technique:
  - Very fast (50/100 nSEC)
  - Power consumer
  - large in area
  - 8 bit resolution upper limit due to size
  - Sensitive to noise

#### MAGNETIC CHANNEL CHARACTERISTICS

### EDGAR M. WILLIAMS READ-RITE CORPORATION

$\cup$	Recorded Magnetization Patterns
0	Zig-Zag Transitions in Thin Films
0	Mathematical Approximations of Transitions
0	Estimation of the Transition Parameter
0	Write Field Gradient Limits on Transitions
0	Writing at High Transition Densities
0	Time-Domain Asymmetry and Overwrite
0	Readback Pulses and Transition Shape
0	Readback Pulse Shape and Head Geometry
0	Pulse Interference and Amplitude Spectra
0	Pulse Shape Influence on Complex Data Patterns
0	Pulse Shape Influence on Peak Shift
0	Head and Medium Noises
0	Influence of Noise and Interference on Error Rate

(P.1600-1604)

OBSERVATION OF RECORDED MAGNETIZATION PATTERNS BY ELECTRON HOLOGRAPHY

K. Yoshida, T. Okuwaki, N. Osakabe, H. Tanabe Y. Horiuchi, T.Matsuda, K.Shinagawa A. Tonomura and H. Fujiwara.





Fig. 5. Recorded magnetization pattern on a Cofilm (film thickness=45nm, coercivity=27kA/m, saturation induction=1.1T).
A bit length is 5Lm. (a) Lorentz micrograph. (b) Interference micrograph.






Fig. 6. Calculated interference image.
(a) Presumed magnetization distribution.

- (b) Calculated interference image using the model of (a).

Fig. 7. Transition length as a function of  $\frac{3M_r}{H_c}$ .

#### Zigzag Transition Profiles, Noise, and Correlation Statistics

#### in Highly Oriented Longitudinal Film Media

bу

#### T. C. Arnoldussen

#### H. C. Tong

International Business Machines Corporation

General Products Division

San Jose, California



Figure 1: Lorentz micrograph of 300 fr/mm track. Track direction is left to right.




Figure 2: Digitized zigzags.




Figure 5: Zigzag dimensional distributions.





Figure 3: Composite magnetization transition profile.

ROS COM P CURVE V SEPTO


MODOL



$$\frac{2}{\pi}$$
 tanh  $(\frac{2}{\pi})$ 

### WRITTEN TRANSITION

M.L. Williams & R.L. Comstock, PROC. A.I.P. Corf. on Magnetism & Magnetic Materials, 1971.



$$\frac{dx}{dw}\bigg|_{x=0} = \frac{qH}{qw}\left(\frac{qx}{JH^{\mu}} + \frac{qx}{TH^{q}}\bigg|_{H=H^{r+}}\right)$$

### Inter mediate Transition:

$$\frac{\alpha_{1}}{\Gamma} = \frac{y(1-8^{4})}{\pi Q} + \left[ y(1-8^{4})/\pi_{Q}^{2} + (2Mr\delta/H_{c})(2y/Qr) \right]^{1/2}$$

$$\Gamma = 1 - \chi(1-8^{4})H_{c}/M_{c}, \quad \chi = Mr/4H_{c}$$


$$\frac{10}{d\chi} = \frac{1}{d\chi} + \frac{1}{d\chi} \frac{1}{d\chi} +$$

#### Final Transition:

$$a_2 = \frac{a_1}{2r} + \left[ (a_1/2r)^2 + 2\pi \chi \epsilon a_1/r \right]^{1/2}$$
 $a_2 > a_1$  (i.e. transition broadens after leaving write field)

### Head-Limited Transition &


$$a_h = \frac{H_e}{\frac{\partial H_h}{\partial x}}$$
 (at  $H_{xz}$  Her)




Emwh/hms 12/7/191

# Transition Parameter vs Coercivity


Write Gradient and Medium-limited



# Pulse Width vs Coercivity



Bs = 10 Kgauss → Bs = 20 Kgauss



Thin Film Hood: P1 | G|P2 = 3.2 | 0.5 | 3.2 um; 32 turns
Thin Film Disk: Mr=750 emulce; Hc=1100 De;


\$ = 650 \$ ; \$ = 0.90


Overcoat = 350 \$

Au Height = 0.225 um


\* Head over-lapped: Throat ~ 1.53 um
to demonstrate
gradient limitations

E.M. Williams Rend-Rife Gop.





Medium-limited transitron parameter (williams-coms tock); au = 0.31 um



Gradient is computed from experim ent, under the assumption that transition parameter is Irmited by head field gradient.

"a" is the deconvolved velle

Read-Rite 1007. zolza

#### WRITING AT HIGH TRANSITION DENSITIES

- O Partial erasure of previously written transitions (sometimes called "non-linear writing effects").
- O Writing occurs near the trailing edge of the gap.
- O Gap edge saturation exacerbates partial erasure effects (writing field spreads and write gradient decreases).
- Transition Density

Density = 
$$1/(T_{min} \times Velocity)$$

O Partial erasure of previous transition is likely if

Density 
$$\approx 2/G$$
 (G = gap length)

or 
$$T_{min} \approx G/(2 \text{ x Velocity})$$


○ Simple Example:

$$G = 0.40 \ \mu m$$

For  $T_{min} \approx 33$  nsec, partial erasure may occur.

O Effective gap length increases when writing with excessive


write current.



#### TIME-DOMAIN WATURE OF OVERWRITE

Overwrite vs Asymmetry (pulse-pairing)


P36 on 1298 De




0-0 RED Gazik Experiments at Real-Rite


- Computed from OW=20log 20 5 MHz; To = fns; Hc=1200 De R=005 (95%); Tasm=+Two


E-MWilhams 6/14/88 Read-Rite







(4) HOF 2 C20 MHD 100 1300 in 126 2





FI 1462 (20 mts) 100; 300 IN 1562





	青tan'(X)	tanh (ZX)	TFH Experiment
Pw50	1.02mm	1.06 um	1.03 mm
Pw25	1.70	1.61	1.61
PWID	2.70	2.33	2.66
PW50/PWZS	0.60	0.66	0.65
Pw50/pw10	0.38	0.46	0.43


See also Noyan et al, IEEE Trans. Myn., MG-24, 1811-1813, Man (1988).

Middleton, B.K., IEEE Trans. Myn., MG-27, 3563-3569, Jal (1991).


2mwilhoms 12/7/91

#### Isolated Pulses vs Time








#### Normalized Signal vs Linear Density Poles: Inf.; 4.5; 3; 1.5 um




# Normalized Signal vs Density (Thin, Thick, Asymmetric Poles)











Enwilliams

#### Dibit Peakshift vs Linear Density



Velocity = 1200 confee



Kardon UNA KLL LIII LINULED (43.7 Kbpi; 12 Mb/sec) Window = ± 27.8 usec P1/G/P2 HISTOGRAM OF (1,7) PEAKSHIFT VALUES 3.5/0.40/3.5 um 0.035 0.03 0.025 931 transitions 0.02 -0.41 nsec 0.015 Max = 14.8 0.01 min = -14.6 nsec 0.005 -15 10 -5 5 -10 nsec HISTOGRAM OF (1,7) PEAKSHIFT VALUES P1/6/P2 0.045 2.010.4(2.0 um 0.04 Thin PoLe 0.035 929 transitions 9.03 0.025 7 = 0-102 nsec C= 4.88 " 0.02 0.015 mm = 13.3 Min = - 12.5 MSEC 0.01 0.005 -5 5 10 Remove UNDER SHOOT nsec HISTOGRAM OF (1,7) PEAKSHIFT VALUES PILGIPZ 0.12 00/0.40/00 um Renoving understoot PLO DUCOS TRIMODIL 927 transtions DISTRIBUTION  $\hat{X} = -0.31$  nsec 0.08 0 = 5.82 " 0.06 Mm = 10.2 " Min= -10.0 nsec

0.1


0.04

0.02

nsec

Emulilliams


#### Head, Preamp & Medium Noises



Dist 'A" (Thin Film)

28 Kfci

Signal = 190mv (P-P)



Disk "B" (Thin Film)

2B Kfci

Signal = 194 MU (Pp)

Head Noise Spectral Density Nazo.56 NV/VHZ

Preamp " " Now 0.95 NV/VHZ

Head + Preamp = [Nn + Np2]/2 = 1.1 NV/VHZ

#### Noise in the Time Domain

E.R. = 
$$1-erf(z) = erfc(z)$$
,  
where  $z = SNR \frac{T_w}{PW50}$ .

$$T_W = T_{WSNR} - \frac{4.57 PW50}{SNR}$$




Figure 5: Log<sub>10</sub> E.R. vs Detector Window Size




Table 1: Electrical Properties of Inductive Heads

Head Type	$R_{H}(\Omega)$	$R_s(\Omega)$	L(nH)	C(pF)	f <sub>R</sub> (MHz)
TFH (30-turn)	31.0	292	475	5.2	101.3
TFH (42-turn)	45.0	417	,825 nH <b>825</b>	5.0	78.4
MIG (34-turn)	4.4	2805	1580	5.0	56.8
Mini-Composite	6.0	3410	4200	5.2	33.9
Mini-Monolithic	6.0	5410	14000	6.0	17.4

4 cm LONG win

If a head is loaded by a preamplifier differential input resistance  $(R_i)$  and input capacitance  $(C_s)$ , the real part of the total impedance is

$$Re[Z] = \frac{R_p}{D}[(R_H)(R_H + R_P) + (\omega L)^2],$$
 (2)

where the terms R<sub>P</sub> and D are defined by the relations

$$R_p = \frac{R_S R_I}{R_S + R_I} \tag{3}$$

$$D - [R_H + R_P - J(\omega^2)]^2 + [F\omega]^2$$
 (4)


and F and J are given by

$$F - L + [R_H R_P(C + C_S)], (5)$$

$$J - R_p L (C + C_s). ag{6}$$

When a head is loaded by a preamp (assume  $R_I = 750\Omega$  and  $C_S = 20$  pF), Re[Z] changes substantially; Figure 2 is a plot for the heads in Table 1, and resonant frequencies are reduced by the input capacitance of the preamp.

## Noise Impedance of Heads



5 mWilliams

#### TIMING WINDOW and MARGIN BUDGET

Error Rate = erfc(z)

 $z \cong (SNR/PW50)(Tw - Tp - Two)$ 

Tp  $\cong$  0 for symmetric patterns (1111, 1010, etc.)

Two ≅ 0 for any pattern written on same pattern

 $erfc(4.50) \cong 1E-10 Error Rate$ 

Tw10 = (4.50 PW50/SNR) + Tp + Two

= TwSNR + Tp + Two

= Noise + Pattern + Write-induced Shifts

SNR is pk-pk signal to RMS noise ratio

where 6.36134

Where 6.36134

is the argument


for the normal

probability

function)

FMW READ- RITE

#### DETECTOR WINDOW (MARGIN) TESTING



#### TRAK HD PTRN ZERO S THRS

+ 1145 0 B6D9 20.0 I 49.8

FILTER 1 150A 1250S F
+ 1145 0 B6D9 16.6 I 49.8

FILTER 1 150A 1250S F
+ 1145 0 FFFF 7.8 I 49.8

FILTER 1 150A 1250S F

FILTER 1 150A 1250S F

TwsnR = Noise-induced shift

Tp = Pattern-induced "

Two = Write-induced "

∳ iri=

ID: P38/K1200

.999669

11/21/88 08:52:50

Error Rate = erfc(Z)  

$$Z \cong \frac{SNR}{Pwso}(Tw - T_P - Two)$$
 where  $\left(SNR : \frac{P-P}{rms}\right)$ 

For E.R. = 100; 710 = 4.50

: 
$$Tw10 = \frac{4.50 \text{ Pw50}}{3 \text{ NR}} + Tp + Tw0 = Tw3NR + Tp + Tw0$$

$$\left(T_{w0} = \frac{T_{asym}}{4}\right)$$

### The Read/Write Channel:

### Opportunities for Digital Signal Processing

Tom Howell Quantum Corporation

IIST December 1991



### **Outline**

- 1. Review of Peak Detection
- 2. Sampling Detection
- 3. Gain and timing control
- 4. Equalization
- 5. Performance

## Comparison of RLL (D,K) Constraints

Data:	1		1		0		0	
FM:	1	1	1	1	0	1	0	1
MFM:	1	0	1	0	0	1	0	1
(2,7):	1	0	0	1	0	0	0	0
(1,7):	1	(	0	1	0		0	0

FM—MFM—(2,7) Same clock, reduced pulse crowding

(1,7) vs (2,7) Involves trade-offs






Figure 1. Summary of available methods of countering intersymbol interference in sampling detectors.

## **Zero-Forcing Equalization**

• Equalize NRZ bit response to:







• limited by noise enhancement



#### **Partial Response**

Equalize NRZ bit response to:






- no error propagation
- less noise enhancement than ZFE or Flat
- more noise enhancement than DFE


316 05 MOISE IMMITY CONFINED to PENK DETECTOR METHOD. CTAKE BY WICH MAISE)



## **Trellis Diagram**


1010






### The Recursive Algorithm


DIFF. Sun of squares usel:




#### Example:



## **Path Memory**




## **Timing and Gain Control**



### Filtering the Error Signals

CHARGE COUPLED !





 $0 \qquad \varepsilon_1 \quad \varepsilon_1 - \varepsilon_2 \qquad \varepsilon_2$ 

- Nominal write current

Precompensated write current


## Class IV (Modified Duobinary)





HOWELL D EQUPRBS3 January 24, 1990 at 17:48:16 by GDFTRN (V-88.322)







Normalized Frequency (f/f<sub>c</sub>)

## **Implementation**


#### 1. R-L-C Network

$$H(w) - \frac{N(z)}{d(z)} - \frac{\pi(z-z)}{\pi(z-P)} \Big|_{z=iw}$$





### **Model Results On-Track**



### **Conclusions**

Best aternatives are PRML and DFE

Compared with the best peak detector, they offer:

- 25 40% linear density improvement at the same error rate and noise level or...
- 5 7 dB more noise tolerance at the same linear density and error rate or...
- Several orders of magnitude improvement in on-track error rate at given linear density and noise.

### The Read/Write Channel:

## Opportunities for Digital Signal Processing

Tom Howell Quantum Corporation

IIST December 1991




### **Outline**

- 1. Review of Peak Detection
- 2. Sampling Detection
- 3. Gain and timing control
- 4. Equalization
- 5. Performance

#### **Outline**

- 1. Review of Peak Detection
- 2. Sampling Detection
- 3. Gain and timing control
- 4. Equalization
- 5. Performance

### **Digital Magnetic Recording Channel**



Causes of bit detection errors

- Random noise
- Pulse crowding (1's close together)
- Loss of clock synchronization (1's far apart)

## Comparison of RLL (D,K) Constraints

Data:	1		1		0		0	
FM:	1	1	1	1	0	1	0	1
MFM:	1	0	1	0	0	1	0	1
(2,7):	1	0	0	1	0	0	0	0
(1,7):	1		0	1	0		0	0

FM—MFM—(2,7) Same clock, reduced pulse crowding

(1,7) vs (2,7) Involves trade-offs

#### **Outline**

- 1. Review of Peak Detection
- 2. Sampling Detection
- 3. Gain and timing control
- 4. Equalization
- 5. Performance






Figure 1. Summary of available methods of countering intersymbol interference in sampling detectors.

### **Zero-Forcing Equalization**

• Equalize step response to:







limited by noise enhancement

### **Zero-Forcing Equalization**

• Equalize NRZ bit response to:






• limited by noise enhancement




### **Decision Feedback Equalization**

• Equalize NRZ bit response to: Batter South




Produces MUCH Less Ennous; len6th of Exhbrs Louge




subject to error propagation

#### **Partial Response**

• Equalize NRZ bit response to:





- no error propagation
- less noise enhancement than ZFE or Flat
- more noise enhancement than DFE

316 05 MOISE INMITY CO-PAINED to PEAK DETECTOR METHOD. (Thice BY MYCH MAISE)




# Maximum Likelihood Sequence Detector

Received Signal:



Compare to AlH




**Best Match** 


Most likely information sequence:

...0 1 1 0 1 0 ...

## **Trellis Diagram**

1010





### Viterbi Algorithm Path Metrics


Acumulating SUR OF SOURSes


$$J_n(+1) = \min \{J_{n-2}(+1) + (y_n - 0)^2, J_{n-2}(-1) + (y_n - 2)^2\}$$

$$J_n(-1) = \min \{J_{n-2}(+1) + (y_n + 2)^2, J_{n-2}(-1) + (y_n - 0)^2\}$$


#### The Recursive Algorithm

DIFF. Sun of squares usel:






#### Viterbi Detector Metric Calculation



Two's complement representation is used. Most significant bit (MSB) is at the top or left.




### **Path Memory**



#### **Outline**

- 1. Review of Peak Detection
- 2. Sampling Detection
- 3. Timing and gain control
- 4. Equalization
- 5. Performance

### **Timing and Gain Control**



# Timing and Gain Control for PRML


$$\hat{y}_{n} = \hat{a}_{n} - \hat{a}_{n-2} \qquad \Delta T_{n+1} = \Delta T_{n} + \tau \Delta \tau_{n}$$

$$\hat{y}_{n} = \hat{y}_{n+1} - \hat{y}_{n-1} \qquad \tau_{n+1} = \tau_{n} - \beta \Delta \tau_{n} - \Delta T_{n}$$


$$e_{n} = y_{n} - \hat{y}_{n}$$


$$\delta e_{n} = e_{n} \hat{y}_{n}$$

$$\Delta \tau_{n} = e_{n} \hat{y}_{n}$$




Sprfle VOWES bre CONSTANT





#### Filtering the Error Signals

CHARGE COUPLED 1 LOGIC Infrehentation



#### **Outline**


- 1. Review of Peak Detection
- 2. Sampling detection
- 3. Gain and timing control
- 4. Equalization
- 5. Performance

 $0 \qquad \varepsilon_1 \quad \varepsilon_1 - \varepsilon_2 \qquad \qquad \varepsilon_2$ 

- Nominal write current


Precompensated write current

#### HOWELL D EC126327 May 7, 1990 at 16:08:15 by GDFUGT (V-90.033)




Time (bit periods)


### Class IV (Modified Duobinary)



### Sampled NRZ BIT Responses


#### 1 - 6 Feedback Taps





HOWELL D UNEPRBS3 January 24, 1990 at 17:48:00 by GDFTRN (V-88.322)







Normalized frequency  $(f/f_c)$ 

HOWELL D EQUPRBS3 January 24, 1990 at 17:48:16 by GDFTRN (V-88.322)





Normalized Frequency (f/f<sub>c</sub>)



ST


6001) FQUALTZER RESTORTS
TO WIRE BEAD, INDITE



### **Implementation**


#### 1. R-L-C Network

$$H(w) = \frac{N(z)}{d(z)} = \frac{\pi(z-z)}{\pi(z-P)} \Big|_{z=iw}$$



#### **Outline**

- 1. Review of Peak Detection
- 2. Sampling Detection
- 3. Gain and timing control
- 4. Equalization
- 5. Performance




### **Performance of Channel Alternatives**



▲ (1,7) Code Equalised

O P. R. Max. Likelihood

#### **Model Results On-Track**






Figure 35. Old information versus linear density on MR head film disk.  $\bigcirc$  = PRML,  $\square$  = (1,7) peak detection without equalization,  $\triangle$  = (1,7) peak detection with equalization.

#### **Conclusions**

Best aternatives are PRML and DFE

Compared with the best peak detector, they offer:

- 25 40% linear density improvement at the same error rate and noise level or...
- 5 7 dB more noise tolerance at the same linear density and error rate or...
- Several orders of magnitude improvement in on-track error rate at given linear density and noise.

# CODING FOR PARTIAL-RESPONSE CHANNELS


PAUL H. SIEGEL

IBM RESEARCH DIVISION ALMADEN RESEARCH CENTER SAN JOSE, CALIFORNIA


# OUTLINE

- · Digital recording channel
- · Constrained codes for PRML
- · Trellis codes for PRML

## DIGITAL DATA RECORDING (SCHEMATIC)



#### CONFIGURATION OF CODES




#### Modulation Code

Matches recording signal characteristics to channel bandwidth, detection method, read/write electronics, timing and tracking servo requirements

#### Error Correction Code

Detects and corrects data detection errors


#### **PRML Channel**



PRML: PARTIAL-RESPONSE CLASS-IV SIGNALING with MAXIMUM-LIKELIHOOD SEQUENCE DETECTION

• 30% linear density advantage over (2,7) peak detection

#### DIGITAL KECORDING CHANNEL



• Channel linear filter model  $h(D) = \sum_{j=0}^{N} h_j D^{j}; \quad \{h_j\}_{j=0}^{N} = \text{impulse response}$  y(D) = x(D) h(D)

. Additive, i.i.d. Gaussian noise

$$m(D) = \sum_{j=0}^{\infty} m_j D^{j}$$
;  $m_j \sim N(0, \sigma^2)$ 

## PARTIAL-RESPONSE FILTER MODEL FOR


#### RECORDING CHANNELS

- · Magnetic recording
- · Transfer polynomial

. Transfer function

$$(y_n = x_n - x_{n-1})$$
"Dicode"

 $H(f) = j2T \sin T f T$ 




• 
$$h(D) = \begin{cases} (1-D)(1+D) \\ (1-D)(1+D)^2 \end{cases}$$

$$H(f) = \begin{cases} 12T\sin 2\pi f T \\ 14T\cos \pi f T\sin 2\pi f \end{cases}$$


$$y_{n} = \begin{cases} x_{n} - x_{n-2} & |H(f)| \\ x_{n} + x_{n-1} - x_{n-2} - x_{n-3} & |H(f)| \end{cases}$$

$$\int_{x_{n}}^{x_{n}} PR + \int_{x_{n}}^{x_{n}} PR + \int_{$$




# PR MODELS (cont.)

- · Magnetic recording step responses
  - · Dicode: h(D) = 1-D



• PR 4:  $h(D) = (-D)(1+D) = 1-D^2$ 



• EPR4:  $h(b) = (1-b)(1+b)^2 = 1+b-b^2-b^3$ 




# PR FILTER MODELS (cont.)

· Optical recording

$$h(D) = \begin{cases} 1+D \\ (1+D)^2 \end{cases}$$


$$H(f) = \begin{cases} 2T\cos \pi fT \\ 4T\cos^2 \pi fT \end{cases}$$

$$y_n = \begin{cases} x_{n+1} + x_{n-1} \\ x_{n+2} + x_{n-2} \end{cases}$$




#### PR MODELS (cont.)


- · Optical recording pulse responses
  - · PR 1 (duobinary): h(D) = 1+D



· PR2 : h(D) = (1+D)2




## EYE DIAGRAM FOR PR4




· 3 nominal sample values

## EYE DIAGRAM FOR EPRY



· 5 nominal sample values

#### DETECTION



Received samples:

$$r_k = y_k + m_k$$


· Maximum Likelihood (ML) detector


ML is optimal detector

• ML  $\iff$  Minimum-Distance decoding max  $p(r|x) \iff \min_{k} \sum_{k} (r_k - y_k)^2$ 

# MAXIMUM - LIKELIHOOD DETECTION (SCHEMATIC)

Received Signal:






Most likely information sequence:

...0 1 0 1 1 1..

## THE VITERBI ALGORITHM (VA)

- · Recursive solution of ML detection (dynamic programming)
- · Trellis representation of PR channel (Forney)




"Dicode" channel: h(D) = 1-D

· Trellis - based architecture


Trellis -> Add-Compare-Select state processor (ACS)

#### PR TRELLISES

· PR4 (interleaved dicade)





#### · EPR4



Improved PR model => larger detector complexity


#### VA PERFORMANCE





#### VA PERFORMANCE EXAMPLE


$$\bullet \ h(D) = (1-D)$$



$$\frac{d^2}{free} = 2$$

$$N = 2$$

$$P_e^{VA} \approx 2 Q\left(\frac{V_2}{2\sigma}\right)$$



$$\frac{d_{free}}{2} = \frac{\sqrt{2}}{2}$$

· Compare to threshold detection (TD)

$$P_e^{TP} = \frac{3}{2} Q\left(\frac{1}{26}\right)$$

$$\frac{d}{2} = \frac{1}{2}$$

· VA is 3dB better then TD

## VITERBI ALGORITHM

## · Difference-metric formulation

Extension	Condition	Update	
0 0	$DM_k \le 2y_{k+1} - 1$	$DM_{k+1} = 2y_{k+1} - 1$	
2 0 2	$2y_{k+1} - 1 < DM_k < 2y_{k+1} + 1$	$DM_{k+1} = DM_k$	
2 0 2	$2y_{k+1} + 1 \le DM_k$	$DM_{k+1} = 2y_{k+1} + 1$	

(O, G/I) CONSTRAINED CODES FOR PRML

# PRECODING CONVENTIONS (peak detection)

(d,k) constraints

(1,7) example
 1010000000100101...

# PRECODING CONVENTIONS (PRML)

· (0, G/I) constraints

$$d = 0$$

(no ISI problem)

G = Global k constraint


(timing/gain)

I = Interleaved k constraint

(Viterbi path memory)


#### (0,G/I) = (0,4/4)

0 1 1 1 0 0 0 1 0 0 1 0




#### SLIDING- BLOCK CODES

· Finite-state encoder



· Sliding-block decoder



· Practical code construction methods

#### Sliding-Block (0,G/I) Codes

(0,G/I)	Capacity	Rate	Efficiency	Encoder	Decoder
			(%)	States	Window
(0,4/4)*	0.961	8/9	92.4	1	1
(0,4/3)	0.939	8/9	94.6	3	1
$(0,3/6)^*$	0.944	8/9	94.1	1	1
(0,3/5)	0.941	8/9	94.4	2	1
(0,3/4)	0.934	8/9	95.1	3	2
(0,3/3)	0.915	8/9	97.0	4	2

X9 FOR # OF BITS

\* Originally found by J. Eggenberger


$$(0, G/I) = (0, 4/4)$$

· Optimal list of 279 9-bit words (in decimal)

#### TRELLIS - CODED PRML

- · Objectives and trade offs
- · Example Interleaved Biphase
- · Design techniques
  - · Precoded convolutional codes
  - · Matched-spectral-null codes

#### TRELLIS CODING



Binary symbols >> N>K

- · Why use coding !
  - · Reduce Pe
  - Reduce Pe ? · areal density
     Tolerate larger of . fly height relaxation

- . Coding approach
  - · Increase dfree with structured redundancy (trellis)
  - . Enhance ML detector
- · Costs
  - . Code rate loss
  - . Code/detector complexity

# TRELLIS - CODED MODULATION HISTORICAL BACKGROUND


- Shannon (1948): Use structured waveforms
  for efficient utilization of signal power
  and limited channel bandwidth.
- <u>Elias</u>, <u>Massey</u>, <u>Viterbi</u>, <u>Forney</u>, et al. (-1960's): Convolutional codes for <u>binary</u>, <u>memoryless</u> channel
- · Ungerboeck (1981): Trellis-coded modulation (TCM) for multi-level, memoryless channel.
- Wolf-Ungerboeck (1986): TCM for binary, partial-response channels  $h(D) = 1 \pm D^N$ . using convolutional codes.

[Also, Calderbank-Heegard-Lee (1986)]

- · Karabed-Siegel (1988); New TCM for binary, PR channels
  - · Convolutional codes + inner codes
  - · Matched-Spectral-Null codes
- · TCM for multi-level, PR channels ...

#### Trellis Code Design Problem

Replace selected digital blocks in PRML channel



#### Trellis Code Example


Interleaved Biphase (IB) Code

Rate:

1/2 (2:4)

Encoder:

 $XY \rightarrow XY\overline{X}\overline{Y}$ 



Coding gain

4.8 dB


$$d_{\text{free}}^2 = 6$$

$$d_{\text{free}}^2 = 6$$
  $\left(10 \log_{10} \frac{6}{2} = 4.8\right)$ 

Complexity

$$4 \quad \left(\frac{\text{\# edges}}{\text{stage}}\right)$$

## IB/DICODE PERFORMANCE (simulated)



• Additive white gaussian noise  $n_i \sim N(0, \sigma^2)$ 

#### **Increasing Areal Density**

W

W/3 W/3

W/3

• Reduce trackwidth by 3:

costs 4.8 dB

• Rate 1/2 IB code:

gains 4.8 dB


Net areal density:

1.7 (70% increase)  $3 \times (1/2) \times (9/8) \simeq 1.7$ 

• Same P<sub>e</sub>


1

#### TRACK CUTTING



IB areal density gains > 70%
 Low rate ⇒ very narrow tracks

# TRACK CUTTING (cont.)




- · Rate 4/5, gain 3 dB
  - Same density gains
  - Wider tracks

#### WOLF- UNGERBOECK CODES


- Use known binary convolutional codes (designed for memoryless channel)
- Neutralize PR channel memory via precoding
- Add coset sequence to limit runs of zero samples

#### CONVOLUTIONAL CODES

· Linear Feed-Forward Shift Register Encoder




· State-diagram representation



#### DECODING CONVOLUTIONAL CODES

· Trellis representation



- · ML decoding via VA
- · Optimal codes

Maximize of free

for given rate 
$$R = \frac{k}{N}$$

and complexity M (total encoder memory)


#### OPTIMAL CODE TABLES

- · Best codes found by computer search
- · Examples [ref. Lin-Costello]

Rate ±	M	States (2 <sup>m</sup> )	of free
	2	4	5
	* 6	64	10

Rate 3			
	4	16	5
	10	1024	10
Rate 3			

- PR channel memory can destroy good diffree at channel input
- · Solution (W-U): Use precoder to neutralize channel memory



· Precoder effect:

$$0 \mapsto 0$$

$$1 \mapsto \pm 1$$

$$d_{free}^{2} \geq \begin{cases} d_{free}^{H} & \text{is even} \\ d_{free}^{H} + 1 & \text{if } d_{free}^{H} & \text{is odd} \end{cases}$$

[see also C-H-L; Hole]

### PRECODED PR (cont.)

- · Coset sequence limits maximum run of zero outputs (timing/gain)
- ML decoder trellis has 2<sup>M+1</sup> states
   (usually not always, e.g. see # in table)
- · Gains smaller than in memoryless channel (for given rate and decoder complexity)

"Full response"

$$R = \frac{3}{4}$$
,  $M = 6$ ,  $d_{free}^{H} = 6$ 
 $R = \frac{3}{4}$ ,  $M + 1 = 6$ ,  $d_{free}^{2} = 6$ 
 $C.G. = 10 \log_{10} \frac{d_{free}^{H}}{1}$ 
 $C.G. = 10 \log_{10} \frac{d_{free}^{2}}{2}$ 
 $C.G. = 10 \log_{10} \frac{d_{free}^{2}}{2}$ 

#### W- U CODE EXAMPLE (for 1-D channel)

- Rate 4/5, gain 3dB• (0, G/I) = (0, 44/22) when interleaved


# W-U CODE EXAMPLE (cont.)

## · Detector edge labels

- to -	+ to -	- to +	+ to +
<u>0</u> {10100	16 {00100	<u>8</u> {00100	$\begin{array}{c} 24 & \left\{ \overline{1}0100 \\ \overline{1}10\overline{1}1 \end{array} \right.$
11011	01011	01011	
1 {11110	17 {01110	9 {01110	25 { 11110
1 {10001	00001	9 {00001	10001
2 \\ 01\bar{1}00 \\ 2 \\ 0001\bar{1}	18 { 11100	10 {11100	26 {01100
	10011	10011	00011
3 \ 001 <u>10</u> \ 0100 <u>1</u>	19 { 10110	11 {10110	27 {00110
	1 1001	11 {11001	01001
4 \\ 00101	20 { 10101	12 { 10101	28 {00101
01010		11010	01010
<u>5</u> {01111 5 {00000	<u>21</u> { 11111   21   10000	13 \\ \begin{pmatrix} 1\bar{1}	29 { 01111 200000
6 {11101	22 { 01101	14 {01101	30 { 11101
6 {10010	20010	00010	10010
Z {10111 Z {11000	23 {00111 01000	15 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$\frac{31}{1000}$

#### INNER CODES

• Use simple inner code to exploit channel memory (Karabed-Siegel, Immink)



Rate Inner Code Zero Runlength

(W-U) 
$$R=1$$
  $10D$  CC dependent

(IC1)  $R=\frac{1}{2}$   $\times \mapsto \times \times$  1

(biphase)

$$(ICZ)$$
  $R = \frac{3}{3}$   $\times y \mapsto \times y\bar{y}$  2

• ICI and IC2 give robust coding gain.

#### INNER CODES (cont.)

• Gains from IC1 and IC2 (for any convolutional code)

IC1:

$$d_{free}^2 \ge 4 d_{free}^H + 4$$

$$R_{cc/sc} = \frac{1}{2} R_{cc}$$

IC2:

$$d_{free}^2 \ge 2d_{free}^H$$

$$R_{cc/IC} = \frac{3}{3}R_{cc}$$

• Example using IC2  $R_{cc} = \frac{3}{4}, M = 3, d_{free}^{H} = 5 \implies$ 

Compare to 
$$R = \frac{3}{6}$$
, states = 16,  $d_{rec}^2 = 10$   $W - W : R = \frac{1}{2}$ , states = 64,  $d_{rec}^2 = 10$ 

# MATCHED-SPECTRAL-NULL CODES


· Code design methol based on general theorem

Significant coding gain results if:

- · Sliding-block code design
- · Reduced-complexity detector trellis

## MSN EXAMPLES


$$h(D) = 1-D$$
  
C.G. = 4.8dB



· Interleaved Biphase

$$h(D) = \begin{cases} (1-D)(1+D) & (PR4) \\ (1-D)(1+D)^2 & (EPR4) \end{cases}$$


$$C.G. = 4.8 dB$$



· Even Mark Modulation


$$h(D) = \begin{cases} 1+D & (PRI) \\ (1+D)^2 & (PR2) \end{cases}$$


$$C.G. = \begin{cases} 3 dB \\ 4 dB \end{cases}$$




#### Matched Spectral Null Codes (cont.)


Magnetic recording partial-responses






Optical recording partial-responses






# EVEN - MARK-MODULATION (EMM)

- Asymmetric RLL constraint for optical recording
- · Marks must be even in length



· EMM constraint diagram




· Rate 2/3 code possible

#### EMM CODE

Data $b_1/b_2$ State $s_1 s_2 s_3$	00	01	10	11
000	011/000	011/001	110/000	110/001
001	001/100	001/101	110/010	011/110
010	000/000	000/011	111/100	111/101
011	001/100	001/101	111/100	111/101
100	100/000	100/001	101/100	101/101
101	111/000	111/001	100/010	111/111
110	000/000	000/001	111/100	111/101
111	000/000	000/001	111/100	000/010

Table entries = "codeword/next state"



E


Detector trellis EMM/PRI

Detector trellis EMM/PR2

Rate 2:3


encoder

## EMM/PR1 PERFORMANCE (simulated)



• Additive white gaussian noise  $n_i \sim N(0, \sigma^2)$ 

#### EMM/PR2 PERFORMANCE (simulated)




• Additive white gaussian noise  $n_i \sim N(0, \sigma^2)$ 

# MSN CODE EXAMPLE (for 1-D)

- · Rate 8/10, gain 3dB
- (0, G/I) = (0, 10/5) when interleaved
- · Reduced complexity trellis
- · 2-state encoder, block decoder

# TRELLIS CODE PERFORMANCE (simulation)




· Confirms 3dB coding gain with AWGN

#### MSN CODING GAIN

• Order-K null at 
$$f = \frac{k}{mT}$$
  

$$S(f) = S^{(i)}(f) = \cdots = S^{(2k-1)}(f) = 0$$
power spectrum

· Theorem (sketch for f = 0, binary code)



. Generalizes to multilevel codes


### MSN GODE DESIGN

"Canonical diagram representation of sequences with order-Knull (s).

- · Sliding block code construction
  - Choose desired rate R
  - Pick subdiagram 5 = Go with R<Cs
  - Apply sliding block code algorithm
    [A-C-H, K-M]

### REDUCED COMPLEXITY MSN DETECTOR TRELLIS

• Detector trellis derived from spectral null constraint, not from actual encoder.



spectral null sequences
6 states
20 adges
2 symbols /edge

MSN code sequences
4 states
1024 edges
10 symbols /edge

VLSI DESIGN FOR RATE 8/10 MSN CODE


· ARCHITECTURE

· LAYOUT

· FUNCTIONAL EVALUATION


(Chip designer: Prof. C.B. Shung)

#### CHIP BLOCK DIAGRAM




- · Main architectural features
  - Modulo metric normalization
  - Pipelined ACS architecture

#### CHIP APPLICATION TO PRML




· 2 chips interleaved for PR4

### MSN TRELLIS IN CHIP




· Variation on trellis shown earlier


# TRELLIS EMULATION VIA PIPELINING



• 2-state trellis that emulates 6-state MSN trellis.

#### PIPELINED ACS CIRCUIT






### Legend

A = adder C = comparator S = selector L = latch

## PIPELINED STATE SCHEDULE


#### ACS Schedule

## METRIC RENORMALIZATION (CONVENTIONAL APPROACH)




## MODULO NORMALIZATION

- · Two's-complement arithmetic
- . Uses bound △ on path metric differences



- · Local and regular
- · Compatible with pipelined ACS architecture


# PERFORMANCE EVALUATION (experimental set-up)



IN= 5x.2004/1

### MEASURED BENCH-TEST RESULTS


- · MSN-coded PR Vs. PRML
- · Synthesized PR waveforms
- · Injected AWGN



## TRELLIS CODE CHIP FLOORPLAN

ACS1 ACS2	64-bit Path Memory	Śliding Block Decoder
-----------	-----------------------	-----------------------------

1 – D Metric Encoder Channel Calculator
---



TRELLIS CHIP MICROGRAPH

#### SELECTED REFERENCES

#### Coding for Partial Response Channels

#### Partial-Response Channels

- [1] A. Lender, "Correlative level coding for binary data transmission," *IEEE Spectrum*, vol. 3, no. 2, p. 104, 1966.
- [2] E.R. Kretzmer, "Generalization of a technique for binary data transmission," *IEEE Trans. Comm. Tech.*, vol. COM-14, p. 67., 1967.
- [3] P. Kabal and S. Pasupathy, "Partial-response signaling," *IEEE Trans. Comm.*, vol. 23, no. 9, pp. 921-934, September 1975.
- [4] H. Kobayashi and D.T. Tang, "Application of partial-response channel coding to magnetic recording systems," IBM J. Res. Dev., vol. 14, pp. 368-375, July 1970.
- [5] H. Thapar and A. Patel, "A class of partial response systems for increasing storage density in magnetic recording," *IEEE Trans. Magnetics*, vol. MAG-23, no. 5, pp. 3666-3668.

#### Maximum-Likelihood Decoding/Viterbi Algorithm

- [6] A. J. Viterbi, "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm," *IEEE Trans. Information Theory*, vol. IT-13, pp. 260-269, April 1967.
- [7] G.D. Forney, Jr., "The Viterbi algorithm," Proc. of the IEEE, vol. 61, pp. 268-278, March 1973.
- [8] G.D. Forney, Jr., "Maximum likelihood sequence detection in the presence of intersymbol interference," *IEEE Trans. Info. Th.*, vol. IT-18, no. 3, pp. 363-378, May 1972.
- [9] B. Shung, P. Siegel, G. Ungerboeck, and H. Thapar, "VLSI architectures for metric normalization in the Viterbi algorithm," *Proceedings of IEEE Int. Conf. on Commun.* (ICC'90), paper 347.4, pp. 1723-1728, April 1990.
- [10] B. Shung, H-D. Lin, P. Siegel, and H. Thapar, "Area-efficient architectures for the Viterbi algorithm," *Proceedings of Globecom'90*, paper 901.5, pp. 1787-1793, December 1990.
- [11] B. Shung, H-D. Lin, R. Cypher, P. Siegel, and H. Thapar, "Area-efficient architecture for the Viterbi algorithm, parts I and II," to appear in *IEEE Transactions on Communications*.
- [12] P. Siegel, B. Shung, T. Howell, and H. Thapar, "Exact bounds on Viterbi detector path metric differences," IBM RJ 8091, Proceedings of 1991 IEEE Int. Conf. on Acoustics, Speech, and Signal Processing (ICASSP'91), paper 1743, May 1991.

#### PRML - Performance and Implementation

- [13] H. Kobayashi, "Application of probabilistic decoding to digital magnetic recording systems," IBM J. Res. Dev., vol. 15, no. 1, pp.64-74, January 1971.
- [14] R.W. Wood and D.A. Petersen, "Viterbi detection of class IV partial response on a magnetic recording channel," *IEEE Trans. Comm.*, vol. COM-34, pp.454-461, May 1986.

- [15] F. Dolivo, "Signal processing for high density digital magnetic recording," Proc. COM-PEURO 89, Hamburg, W. Germany, May 1989.
- [16] H. Thapar and T. Howell, "On the performance of partial response maximum likelihood and peak detection methods in digital magnetic recording," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper D-1, June 1991.
- [17] R. Kost and W. Zhang, "A comparison of maximum likelihood and peak detection performance for digital magnetic recording," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper E-1, June 1991.
- [18] J. Hong, R. Wood, and D. Chan, "An experimental 180 Mb/s PRML magnetic recording channel," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper D-2, June 1991.
- [19] J. Coker, R. Galbraith, G. Kerwin, J. Rae, and P. Ziperovich, "Implementation of PRML in a rigid disk drive," *Digests of the 1991 Magnetic Recording Conference (MRC'91)*, paper D-3, June 1991.
- [20] J. Coker, R. Galbraith, G. Kerwin, "Implementation of PRML in a rigid disk drive," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper D-3, June 1991.
- [21] R. Cideciyan, F. Dolivo, R. Hermann, W. Hirt, and W. Schott, "A PRML system for digital magnetic recording," to appear in *Journal on Selected Areas in Communications, Special Issue on Signal Processing and Coding for Recording Channels*, 1992.
- [22] R. Spencer and P. Hurst, "Analog implementations of sampling detectors," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper B-5, June 1991.

#### Constrained Codes for PRML

- [23] B. Marcus and P. Siegel, "Constrained codes for PRML," IBM Research Report RJ 4371, July 1984.
- [24] B. Marcus and P. Siegel, "Constrained codes for partial response channels," Beijing Int. Workshop on Info. Th., pp. DI1.1-DI1.4, July 1988.
- [25] J. Eggenberger and A. Patel, "Method and apparatus for implementing optimum PRML codes," U.S. Patent 4,707,681, November 1987.
- [26] B. Marcus, A. Patel, and P. Siegel, "Method and apparatus for implementing a PRML code," U.S. Patent 4,786,890, November 1988.
- [27] P. Siegel, "Recording codes for PRML," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper F-2, June 1991.
- [28] M. Melas and P. Sutardja, "Signalling for peak power limited magnetic channels," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper F-4, June 1991.
- [29] B. Marcus, P. Siegel, and J. Wolf, "A tutorial on finite-state modulation codes for data storage," to appear in Journal on Selected Areas in Communications, Special Issue on Signal Processing and Coding for Recording Channels, 1992.

#### Convolutional Codes - Tables

[30] S. Lin and D.J. Costello, Jr., Error Control Coding: Fundamentals and Applications, Englewood Cliffs, New Jersey: Prentice-Hall, 1983.

#### **Trellis-Coded Modulation**

Ungerboeck Codes

- [31] G. Ungerboeck, "Channel coding with multilevel/phase signals," *IEEE Trans. Info. Th.*, vol. IT-28, pp. 55-67, January 1982.
- [32] G. Ungerboeck, "Trellis-coded modulation with redundant signal sets: Parts 1 and 2," IEEE Comm. Mag., vol. 25, no. 2, pp. 5-21, February 1987.

Convolutionally-Coded Partial-Response

- [33] J.K. Wolf and G. Ungerboeck, "Trellis coding for partial-response channels," *IEEE Trans. Comm.*, vol. COM-34, no. 8, pp. 765-773, August 1986.
- [34] A.R. Calderbank, C. Heegard, and T.A. Lee, "Binary convolutional codes with application to magnetic recording," *IEEE Trans. Info. Th.*, vol. IT-32, no. 6, pp. 797-815, November 1986.
- [35] E. Zehavi, "Coding for magnetic recording," Ph.D. Dissertation, Univ. California San Diego, February 1987.
- [36] K.A.S. Immink, "Coding techniques for the noisy magnetic recording channel: A state-of-the-art report," *IEEE Trans. Comm.*, Vol. COM-37, no. 5, pp. 413-419, May 1987.
- [37] E. Zehavi and J. Wolf, "On saving decoder states for some trellis codes and partial response channels," *IEEE Trans. Comm.*, vol. COM-36, no. 2, pp. 222-224, February 1988.
- [38] K. Hole, "Punctured convolutional codes for the 1-D partial-response channel," *IEEE Trans. Info. Th., Special Issue on Coding for Storage Devices*, vol. 37, no. 3, pt. II, pp. 808-817, May 1991.
- [39] R. Karabed and P. Siegel, "Matched spectral null trellis codes for partial response channels, part I: Low rate concatenated codes," Abstracts of Int. Symp. Info. Th., Kobe, Japan, pp. 142-143, June 1988.
- [40] R. Karabed and P. Siegel, "Improved trellis codes for partial-response channels," U.S. Patent 4,808,775, issued December 19, 1989.

### Matched-Spectral-Null Codes

- [41] R. Karabed and P. Siegel, "Matched spectral null trellis codes for partial response channels, part II: High rate codes with simplified Viterbi detectors," Abstracts of Int. Symp. Info. Th., Kobe, Japan, pp. 142-143, June 1988.
- [42] R. Karabed and P. Siegel, "Even-Mark Modulation for Optical Recording," Proceedings of the 1989 International Conference on Communications, vol. 3, Boston, Massachusetts, pp. 1628-1632, June 1989.
- [43] R. Karabed and P. Siegel, "Even-Mark Modulation for Optical Recording," U.S. Patent 4,870,414, September 1989.
- [44] R. Karabed and P. Siegel, "Matched spectral null trellis codes for partial response channels," U.S. Patent 4,888,779, December 1989.
- [45] R. Karabed and P. Siegel, "Matched spectral null codes for partial response channels," *IEEE Trans. Info. Th., Special Issue on Coding for Storage Devices*, vol. 37, no. 3, pt. II, pp. 818-855, May 1991.
- [46] G. Pierobon, "Codes for zero spectral density at zero frequency," IEEE Trans. Info. Th., vol. IT-30, pp. 425-429, March 1984.

- [47] B. Marcus and P. Siegel, "On codes with spectral nulls at rational submultiples of the symbol frequency," *IEEE Trans. Info. Th.*, vol. IT-33, no. 4, pp. 557-568, July 1987.
- [48] C.M. Monti and G.L. Pierobon, "Codes with a multiple spectral null at zero frequency," *IEEE Trans. Info. Th.*, vol. 35, no. 2, pp. 463-471, March 1989.
- [49] K.A.S. Immink and G. Beenker, "Binary transmission codes with higher order spectral zeros at zero frequency," *IEEE Trans. Info. Th.*, vol. 33, no. 3, pp. 452-454, May 1987.
- [50] R. Adler, D. Coppersmith, and M. Hassner, "Algorithms for sliding-block codes," *IEEE Trans. Info. Th.*, vol. IT-29, no. 1, pp. 5-22, January 1983.
- [51] R. Karabed and B. Marcus, "Sliding-block coding for input-restricted channels," *IEEE Trans. Info. Th.*, vol. 34, no. 1, pp. 2-26, January 1988.
- [52] C. Shung, P. Siegel, G. Ungerboeck, and H. Thapar, "VLSI architectures for metric normalization in the Viterbi algorithm," *Proc. of Int. Conf. Comm. (ICC'90)*, pp. 1723-1728, April 1990.
- [53] B. Shung, P. Siegel, H. Thapar, R. Karabed, "A 30MHz trellis codec chip for partial response channels," *Digests of Int. Solid States Cir. Conf. (ISSCC'91)*, vol. 34, paper TP 8.1, February 1991.
- [54] B. Shung, P. Siegel, H. Thapar, R. Karabed, "A 30 MHz trellis codec chip for partial-response channels," *IEEE Journal of Solid-State Circuits, Special Issue on Analog and Signal Processing Circuits*, vol. 26, no. 12, pp. 1981-1987, December 1991.
- [55] H. Thapar, J. Rae, B. Shung, R. Karabed, and P. Siegel, "On the performance of a rate 8/10 matched spectral null code for class-4 partial response (digest)," to be presented at Intermag'92.

### Related Readings

- [56] L. Carley, "Comparison of computationally efficient forms of FDTS/DF against PR4-ML," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper E-4, June 1991.
- [57] J. Moon, "Discrete-time modeling of transition noise dominant channels and study of detection performance," Digests of 1991 Magnetic Recording Conference (MRC'91), paper E-5, June 1991.
- [58] A. Patel, "A new digital signal processing channel for data storage products," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper E-6, June 1991.
- [59] J. Wolf, "Coding for partial response channels," Digests of the 1991 Magnetic Recording Conference (MRC'91), paper F-1, June 1991.
- [60] K. Knudson, J. Wolf, and L. Milstein, "Producing soft-decision information at the output of a class IV partial response detector," *Proc. of IEEE Int. Conf. on Commun.* (ICC'91), June 1991.
- [61] P. Siegel and J. Wolf, "Modulation and coding for information storage," *IEEE Communications Magazine*, December 1991.



Combrian Systems Inc., 47600 Westinghouse Drive Fremont, CA 94539 (415) 490-9001 FAX (415) 490-9006

# CHARACTERIZATION OF DISK DRIVE COMPONENTS USING DSP TECHNIQUE

AVTAR SINGH CAMBRIAN SYSTEMS, INC.

#### CONTENTS

- 1. INTRODUCTION
- 2. PARAMETRIC TESTING
- 3. TOTAL TIMING ERROR
- 4. PHASE MARGIN CIRCUIT DESIGN & ANALYSIS
- 5. SAMPLE VS PHASE MARGIN TESTING
- 6. DSP BASED TESTER

#### 1. INTRODUCTION

- Analog Signal Process ( ASP ) based ATE
  - Head tester
    - Parametric tester
    - Phase margin tester
    - Time interval analyzer
  - Disk Certifier
    - MP, EP, MOD tester
    - Window margin tester
  - Glide tester
  - Flying height tester
    - Digital
      - Average flying height measurement
      - Dynamic flying height measurement
    - Analog
  - et el
- Digital Signal Process ( DSP ) based ATE

#### 2. PARAMETRIC TESTING

#### (A) TRACK AVERAGE AMPLITUDE

- ANALOG SIGNAL PROCESSING CAN PROVIDE AVERAGE TAA.

#### DSP APPROACH CAN PROVIDE

- AVERAGE TAA
- POSITIVE / NEGATIVE MODULATION
- CONTRIBUTION DUE TO MISREGISTRATION OF READ HEAD
- CONTRIBUTION DUE TO SPINDLE JITTER, AXIAL & RADIAL NON-REPEATABLE RUN OUT.

#### (B) O/W MEASUREMENT

- ASP TECHNIQUE USES BAND PASS FILTER OR SPECTRUM ANALYZER.

#### DSP APPROACH CAN PROVIDE

- DSP USE FFT ANALYSIS
- CONTRIBUTION DUE TO SPINDLE JITTER & RUN OUT
- CONTRIBUTION DUE TO MISREGISTRATION OF READ HEAD.

20 Mart /sec Tester CLOCK RATE

NEED MORE MEMORY IN DSP TOST

NEED MORE MEMORY IN DSP TOST

SYSTEM THAN AND LOG METHODE.

#### (C) NOISE MEASUREMENT

#### HEAD NOISE

- JOHNSON THERMAL NOISE
- BARKHAUSEN NOISE
- MAGNETIC DOMAIN INSTABILITY
  - AMPLITUDE MEASUREMENT
  - PULSE WIDTH MEASUREMENT PW25

- HEAD BIAS TECHNIQUE BUS connect = 3% OF In

#### MEDIA NOISE

UNSTABLE HERD X 2% A HILW Steel BOC MOSP.

- SA TECHNIQUE
- TRUE-RMS VOLTMETER TECHNIQUE
- REVERSE DC ERASE TECHNIQUE
- MEDIA EDGE NOISE

#### (D) WAVE SHAPE ANALYSIS

- PULSE WIDTH
- UNDERSHOOT
- ASYMMETRY
- SPECTRUM
- RISE / FALL TIMING
- NON-LINEAR RESPONSE




Fig. 1. TRANSITION NOISE OF MEDIUM.

### 3. TOTAL TIMING ERROR

- I . HEAD / MEDIA / PREAMP NOISE
- II. INTER SYMBOL INTERFERENCE
- III. PEAK SHIFT DUE TO HARD TRANSITION EFFECT
- IV INTER TRACK INTERFERENCE
- V NON-LINEAR DISTORTION

#### I. HEAD / MEDIA / PREAMP NOISE

Peak Shift based on SNR

Simple approximation

Te = 
$$[Ts/4.2] \sqrt{-\log_{10}(4.2 * Pe)} / SNR$$

where

Ts = Time period for highest frequency

Te = timing error

Pe = error probability per bit

SNR = signal to noise ratio (rms to rms)

G.H.Hughes & R.K.Schmidt, " On noise in digital recording", IEEE Trans Mag, Vol. MAG-12, No.6 pp 752.




Fig 3: Phase margin plot for (1,1) MFM pattern.




Fig 4: Peak shift distribution for (1,1) MFM pattern.




Fig 5: Phase margin plot for (1,1) pattern showing apex.

### II. INTERSYMBOL INTERFERENCE

TFH PEAK SHIFT CALCULATIONS

$$K = \frac{2}{v} f$$
 .....(2)

$$G(K) = \frac{SIN (gK)}{gK} - \frac{1}{2(1+C)} + \frac{A}{A-jK(g+p1)} + \frac{BC}{B-jK(g+p1)} + \frac{jK(g+p1)}{e}$$

$$= \frac{1}{2(1+C)} + \frac{A}{A-jK(g+p1)} + \frac{BC}{B-jK(g+p1)} + \frac{jK(g+p2)}{e}$$

$$= \frac{1}{2(1+C)} + \frac{A}{A-jK(g+p2)} + \frac{BC}{B-jK(g+p2)} + \frac{jK(g+p2)}{e} + \dots (3)$$

$$a = \left(-\frac{a1}{2r} - \frac{t}{4}\right) + \left[\left(-\frac{a1}{2r} - \frac{t}{4}\right) + \left(-\frac{t}{2r} + 2t - \frac{Mr}{4Hc}\right) - \frac{a1}{r}\right]$$
.....(4)

$$V(X) = -\frac{1}{T} \sum_{n=1}^{\infty} V(nK) \cdot \{ SIN(n \cdot \frac{2\pi}{T} \cdot x) - SIN(n \cdot \frac{2\pi}{T} - (x+T1)) \}$$

$$- SIN(n \cdot \frac{2\pi}{T} \cdot (x+T2)) \} \cdot \{ (1 - COS(n\pi)) \cdot (i) \} \cdot \dots \cdot (5)$$

Where T = time period for isolated pulse

T1 = time period between positive peaks.

T2 = time period between positive and negative peak.

A.Singh & P.G.Bischoff," Optimization of thin film heads for Resolution, Peak shift and overwrite", IEEE Trans Mag, Vol. MAG-21, No.5 pp 1572.




Fig 6: Phase margin plot for (1,3) MFM pattern.




Fig 7: Peak shift distribution for (1,3) MFM pattern.

# — PEAK SHIFT DUE TO HARD TRANSITION EFFECT

$$\frac{P[2\cdot f_D - f_B]}{P[f_D]} = 2\cdot [2\cdot f_D - f_B] \cdot \left[\frac{E[2\cdot f_D - f_B]}{E[f_D]}\right] t$$

Where P(f) denotes the intensity of a spectral peak at frequency f.

E(f) denotes the amplitude of the Fourier Transform of the the easy transition waveform at frequency f and t is the hard transition peak shift in time.

$$t = 000 \left[ \frac{500}{2f_0 - f_B} \right]$$

C. Tsang, Y. Tang, "An experimental study of hard transition peakshifts through the overwrite spectra.", IEEE Trans. Magn., MAG-24, 6 (1988).

#### PEAK SHIFT DUE TO HARD TRANSITION EFFECT

Algorithm:

- 1. Write low frequency Cw fb.
- 2. Then write high frequency fd.
- 3. Measure spectral peaks

Overwrite parameter OWP =

$$OWP := \frac{P[2 \cdot f_D - f_B]}{P[f_D]}$$

4. Measure spectral ratio RO

$$RO := \frac{E[2 \cdot f_D - f_B]}{E[f_D]}$$

$$\bullet := \frac{f_D}{[2 \cdot f_D - f_B]} \cdot \frac{V[2 \cdot f_D - f_B]}{V[f_D]}$$

5. Normalize OWP to remove effect of head disk resolution

$$owQ := \frac{owP}{RO}$$

6. Hard transition peak shift t

$$t := OWQ \cdot \left[ \frac{500}{\left[ 2 \cdot f_D - f_B \right]} \right]$$

where t is in nanoseconds & fD and fB are in MHz.

C. Tsang, Y. Tang, "An experimental study of hard transition peakshifts through the overwrite spectra.", IEEE Trans. Magn., MAG-24, 6 (1988).

#### IV INTERTRACK INTERFERENCE

- ITI IS ONE OF THE MAIN CAUSES OF TIMING ERROR.
- ITI CONTRIBUTION TO TIMING ERROR IS EMBEDDED IN THE PHASE MARGIN PLOT.
- DSP TECHNIQUE CAN BE USED TO MEASURE TRACK MISREGISTRATION.
- TECHNIQUE CAN BE FURTHER MODIFIED TO PROVIDE TIMING ERROR DUE TO INTERTRACK INTERFERENCE.

T.J.Chainer et al," A technique for the measurement of track misregistration in disk file," paper presented at MMM- Intermag Conf. Pittsburg, Pennsylvania,1991.

# 4. PHASE MARGIN CIRCUIT DESIGN & ANALYSIS

#### (A) FILTER DESIGN

- NOISE MINIMIZATION
- PRESERVE WAVE SHAPE
- CONSTANT GROUP DELAY
- LINEAR PHASE
- CORRECT ERRORS INTRODUCED BY THE NON-IDEAL PHASE CHARACTERISTICS OF INPUT READ HEAD
- PROGRAMMABLE TRACKING FILTER
  ( ONLY IF SNR BETTER THAN 60 DB)

# DSP TO ANALYZE NON-IDEAL PHASE CHARACTERISTICS

- HIGH SPEED ADC
- DIGITAL SIGNAL PROCESSING -FFT, CONVOLUTION etc
- DIGITAL FILTER DESIGN FOR ANALYSIS

#### (B) DIFFERENTIATOR DESIGN

THE DIFFERENTIATOR OUTPUT CHANGES STATE WHEN THE INPUT PULSE CHANGES DIRECTION. NORMALLY THIS WILL BE AT THE PEAKS. BUT THE DIFFERENTIATOR CAN ALSO RESPOND TO NOISE NEAR THE BASELINE UNLESS THRESHOLD OR GATING CIRCUIT IS IMPLEMENTED.

( AMPLITUDE COMPARATOR CIRCUIT, ENABLING THE DIGITIZING COMPARATOR CAN BE USED AS GATING CIRCUIT. )


#### TYPES OF DIFFERENTIATOR


#### 1. RC DIFFERENTIATOR

- SIMPLE
- PHASE DISTORTION
- SNR DEGRADATION


#### 2. GL DIFFERENTIATOR

- SNR DEGRADATION
- 3. DELAY LINE DEFFERENTIATOR





$$V_{25}(t) = -V_{45}(t) = -LG \frac{dV_{5}(t)}{dt}$$
  
Fig 13-2 GL Differentiatos.



Vo = K cos W(t-ta)

7ig 13-3 DELAY LINE Differentiator.

#### DELAY LINE DIFFERENTIATOR

Vo =  $\lambda \cdot \text{Vi} \cdot \sin(w \cdot (t + td)) - \lambda \cdot \text{Vi} \cdot \sin(w \cdot t)$ 

$$V0 := 2 \cdot \lambda \cdot Vi \cdot \sin \left[ w \cdot \frac{td}{2} \right] \cdot \cos \left[ w \cdot \left[ t - \frac{td}{2} \right] \right]$$

$$V0 = K \cdot \cos \left[ w \cdot \left[ t - \frac{td}{2} \right] \right]$$

Where 
$$K := 2 \cdot \lambda \cdot \text{Vi} \cdot \sin \left[ w \cdot \frac{\text{td}}{2} \right]$$

K will have the peak value when

$$\mathbf{w} := \frac{\mathbf{p}}{\mathbf{td}}$$

or

$$f := \frac{0.5}{td}$$

Where Vi = input voltage

Vo = output voltage

λ = Gain

td = delay

f = cut off frequency of the differentiator

Code = (2, 7) HF = 5Mhz				
Ptrn = FF	Delay Line = 60nS			
Tap	#1	#2	#3	#4
Run #1	8.8	6.9	5.8	5.8
Run #2	8.8	7.0	5.8	5.8
Run #3	6.8	7.0	6.0	5.8
Run #4	8.6	6.9	6.0	5.9
Delay (nS)	18.0	30.0	48.0	60.0
Average	8.7	7.0	5.9	5.8
Stdev	0.1	0.1	0.1	0.1
Ptrn = (2,7) Delay Line = 60nS				
Tan	#1	#2	#3	#4

Ptrn = (2,7)	Delay Line = 60nS			
Tap	#1	#2	#3	#4
Run #1	11.6	11.6	13.1	14.8
Run ≠2	11.8	11.9	13.1	14.9
Run #3	12.0	11.7	13.2	15.0
Run ≓4	11.9	11.6	13.3	14.8
Delay (nS)	18.0	30.0	48.0	60.0
Average	11.8	11.7	13.2	14.9
Stdev	0.2	0.1	0.1	0.1

Code = (2, 7)	) HF = 5	Mhz		
Ptrn = FF	FF Delay Line = 100nS			
Tap	#1	#2	#3	#4
Run #1	7.1	9.6	5.2	5.5
Run #2	7.3	6.7	5.3	5.3
Run #3	7.3	6.8	5.3	5.5
Run #4	7.3	6.6	5.4	5.3
Delay (nS)	30.0	50.0	80.0	100.0
<b>Average</b>	7.3	6.7	5.3	5.4
Stdev	0.1	0.1	0.1	0.1
Ptrn = (2,7)	Delay L	ine = 1	10 <b>0</b> nS	
Tap	#1	#2	#3	#4
Run#1	11.9	13.8		
Run #2	11.9	13.9		
Run #3	12.2	14.2		
Run #4	12.4	14.1		
Delay (nS)	30.0	50.0	80.0	100.0
Average	12.1	14.0	****	####

0.2

0.2 #### ####

Ptrn = FF		۸. ۵
Delay (nS)		Δ p.s
18	8.7	3.1
30	7.1	4.8
48	5.9	7.3
50	6.7	7.3
60	5.8	9.1
98	5.3	
100	5.4	

Ptrn = (2,	.7)	
Delay (no	3)	
	18	11.8
	30	11.9
	48	13.2
	50	14.0
	60	14.9
	80∛	
	100 🔅	

Stdev

### (C) PHASE LOCK LOOP DESIGN

#### DESIGN PARAMETERS

1. VCO Gain ( Ko )

For MC1648 at VCO center frequency 128 MHz

= 
$$2 \overline{II} * 16E6 Rad / Sec / V$$

2. Phase Detector Gain ( Kd )

For MC12040 Phase Detector

$$Kd = 1/2 \overline{I} * A * (Voh - Vol) Volts / Rad$$

where A = Signal attenuation

$$Voh = -1.8 V$$

$$Vol = -0.9 V$$

PROGRAMMABLE GAIN CONTROL IS MOST SUITABLE FOR TEST EOUIPMENT.

3. Loop Gain (K)

$$K = Ko * Kd / N / Sec$$

where N is frequency division ratio.

4. PLL Bandwidth (BW) & Damping Factor ( > )

For linear continuous second order system

Bandwidth BW = fo = 
$$2 \xi f$$

where

fo = Open loop unity gain cross over

frequency.

fn = Close loop Natural frequency

- Notes: 1. Normally high frequency operation is more critical and difficult to optimize. Optimize the system for high and verify at low frequency.
  - 2. For Test equipment design low PLL jitter or noise is more important rather than quick response. Hence Damping Factor should be fairly large approx equal to 3.
  - 3. Good approximation for BW = 50 KHz

#### 5. PLL Transfer Function

$$G(S) = K * F(S) / S$$

Normally pole frequency should be much higher than BW or fo. Loop filter can be active or passive, but IT IS BETTER TO HAVE SELECTABLE LOOP FILTERS.


#### 6. FREQUENCY CONTROL LOOP

Contribution of VCO jitter to PLL noise is more than any other components. A pretune DAC is used to tune the VCO to the required frequency with enough resolution for PLL to acquire lock easily. To reduce the VCO phase noise one or more frequency control loops can be placed around the VCO.

# 5. SAMPLE VS PHASE MARGIN TESTING

- Sample Margin Test Technique (SMTT) is logical extention to DSP technique.
- High speed ADC with DSP processor will supplement SMTT.
- SMTT with DSP can produce
  - Bar Graph
  - Gaussian curve
- SMTT more suitable for higher frequency and easier to implement.

#### INSTRUMENTATION BASED TEST SYSTEM



# ELECTRONIC FUNCTION INTEGRATION

**Steve Dines** 

**Cirrus Logic** 

BST SD 12/16/91 1/



# **AGENDA**

- Integration environment
- Why does DSP impact integration
- Packaging & Test issues
- Integration Scenarios





# **INTEGRATION ENVIRONMENT**

• Everybody claims to be able to integrate everything



BST SD 12/16/91 3





# WHY DOES DSP IMPACT INTEGRATION?

- Channel
- Servo
- Flexibility
- Power management
- Pin-out

-3---

# SYNCHRONOUS CHANNELS AND INTEGRATION

- highly tuned analog --> analog front end
   + digital algorithms => CMOS
- Force to CMOS paves the way for integration with other logic elements
- · Scalability of digital vs analog
- Flexibility gains ensure customer value added

BST SD 12/16/91 7/



# SYNCHRONOUS CHANNEL INTEGRATION BENEFITS

- · Space reduction
- · Power deduction
- Pin-out reduction



### DIGITAL SERVO AND INTEGRATION

- Servo becomes logic element plus analog periphery (A to D and D to A)
- · Easier to integrate



BST SD 12/16/81 W

### DIGITAL SERVO INTEGRATION BENEFITS

· Integrated servo is an areal capacity argument

Integrated header - avoid repeating track info in data fields and servo fields 5% benefit (linear only)

- Eases pseudo-sector mark generation
- More integrated power management
- Servo is becoming more hardware path fits better with data channel
- · Totally concurrent servo processing
  - no interdependence between micro and servo engine
- · Preserves commodity micro benefits
- Removes major complexity from ASIC



# **OPTIMIZED SERVO PROCESSING**

- · Servo engine targeted at magnetic disk head control
- · Key hardware modules added
- · Reduces code
- space
- time
- engineering effort
- Overkill avoidance eg sub 100ns muitiplies not needed for typical sample rates


BST SD 12/16/91 11/





### **FLEXIBILITY**


- How do electronics suppliers ensure customer flexibility in the face of ever increasing integration
- · Synchronous channels provide digital flexibility
- Digitally based servo allows user to implement his servo approach













#### **PACKAGING & TEST ISSUES**


- Integration should match packaging
- · Relationship to form factor
- · Die considerations


CIRRUS LOGIC


BST SD 12/16/91 17/














#### **SUMMARY**

- Buyer must beware
- Most cost efficient vehicle for transistor delivery
- · Understand your commodity benefits
- Exploit the digital drive!

### DRIVE SELF TESTING AND DIAGNOSTICS

Jonathan D. Coker


for HST's "The Impact of DSP on Future Generation HDDs" December 17-19, 1991

IBM Storage Systems Products Division, Rochester, MN

Ned wind 5.25" DSP Drive 3.50" DSP Drive - Just anounced

#### Overview

- o PRML channel primer
- O Error rate performance estimation
- O Flying height change detection
- O Disk surigee analysis



#### Partial Response IV Conventions


$$y_{k} = 0_{k} - 0_{k-2} - conjunt rate$$

$$0_{k} \in \{\pm 1\} - inject rate$$


#### Partial Response IV Tidbits

- निर्मिक्तिक हात के निर्मित्राति -
- Output "2"s most eltemete polenty within en interlæve


## 




# Precoding guarantees a non-zero output if the input is 1.



With PR-IV, Viterbi detection consists
of a minimum/maximum finder
with a polarity latch.



Condition for error:  $\epsilon \times 1$  n1 + n2 > 2




## Condition for entor: EXL nl 4 n2 > 2


#### Error Rate Performance Estimation

- Strot rate performance may be estimated by measurement of noise statistics in traction of time necessary for a true error rate lest
- O Simplest case assumption of white Gaussian noise allows compact implementation

#### Possible Uses

- O quick performance indicators during the manufacture of the drive
- O early defection of error rate changes in the field
- O field diagnostics





WEN is typically a bad presumption.

Equalization typically introduces significant noise correlation effects.

# Correlation Effects in a Digital Tap Delay Line A/D Samples Delay Del

#### PRIMIL "cares" about the following quantities:

000

#### Noise Multipliers

These quantities are zero-mean Caussian variables whose standard deviations are related to the input by the following factors:

$$M^{2}(n) = (\sum_{i=0}^{2} (0) - \sum_{i=0}^{2} (0)(0+n))$$

Noise multipliers are functions of time epacing.

#### Noise Multipliers - Example

M(2) = 1.3

M(4) = 1.5

M(6) = 1.3

M(8) = 1.2


M(10) = 1.2


•••


When noise correlation is significant, the overall error rate can be dominated by a single most-likely error length.


#### Flying Heighi Change Measurement

- O Technique uses frequency response changes to detect flying height differences
- O Frequency response changes described by the Wallace equalion











#### Wallace Equation Application


$$f(\uparrow) = (1 + \sqrt{2}) e^{-k\frac{\pi}{4}} \cos(\frac{\pi}{4}\uparrow) + e^{-3k\frac{\pi}{4}} \cos(\frac{3\pi}{4}\uparrow)$$

$$f(-0.5) + f(0.5) = 4$$

==> 
$$\delta(k) = \frac{2(1-e^{-k\frac{\pi}{2}})}{\cot(\frac{\pi}{8}) + \tan(\frac{\pi}{8}) e^{-k\frac{\pi}{2}}}$$








#### Disk Surface Analysis

==> Purpose: to mark and deallocate magnetic imperfections on the disk surface


==> typically performed during the manufacture of the drive





 $a_{k}$ : -1, -1, +1, +1, ...



y<sub>k</sub> : -2, -2, +2, +2, ...








WILL REPORT A LONG ESSOR
WILL REPORT A LONG ESSOR


AS AMO SHORT ERSORS

Selvated By Slace Found


TO Erron LOGTH.

19





#### Scratch Delect Contour



#### Summany

Incremental modifications to a standard PRIML channel provide diverse and powerful applications:

- O Disk suriace analysis
- O Flying height change detection
- O Error raie performance estimation