

Z-80 ASSEMBLER  
DISK BLOCK ORGANIZATION

BLK NUM (Relative to Abase)	BLK NUM (currently)	DESCRIPTION
0	12	Register definitions
1	13	Special functions (including logical AND, OR)
2	14	8080 OP Codes
3	15	8080 OP Codes
4	16	Z-80 OP Codes ALA Rust
5	17	Z-80 OP Codes ALA TDL
6	18	Z-80 OP Codes ALA TDL
7	19	Z-80 OP Codes ALA TDL
8	20	Z-80 OP Codes ALA Rust
→ 9	21	Load List (Load this to get assembler)
	23	Test instructions set TEST0
	24	See Also TDL listings TEST1
	25	TEST2
	26	TEST3

<8 bit reg> = A, B, C, D, E, H, L, M  
(M is memory address pointed to by HL)

<from reg 8> = 8 bit reg  
<to reg 8> = 8 bit reg

<16 bit registers> = BC, DE, HL, SP, X, Y  
referred to as: B, D, H, SP, X, Y

<prog status word> = PSW

<index reg> = X, Y

<disp> = 8 bit value - displacement

<nn> = 16 bit value

<n> = 8 bit value

  

<B or D> = reg pair BC or DE

<B, D, H, SP> = reg pair BC, DE, HL, or SP

<B, D, H, PSW> = reg pair BC, DE, HL, or program status word

<B, D, SP, X> = reg pair DC, DE, SP, or X

<B, D, SP, Y> = reg pair BC, DE, SP, or Y

  

<bit num> = a bit position in an 8 bit byte, where the bits are numbered from right to left 0 to 7

## OP CODE FORMATS FOR TERSE ASSEMBLY

TERSE				TDL
$\langle$ from reg 8 $\rangle$	$\langle$ to reg 8 $\rangle$	MOV,		MOV r,r
$\langle$ disp $\rangle$	$\langle$ index reg $\rangle$	$\langle$ 8 bit reg $\rangle$ LDX,		MOV r,d (ii)
$\langle$ 8 bit reg $\rangle$	$\langle$ disp $\rangle$	$\langle$ index reg $\rangle$ STX,		MOV d (ii),r
$\langle$ n $\rangle$	$\langle$ 8 bit reg $\rangle$	MVI,		MVI r,n
$\langle$ n $\rangle$	$\langle$ disp $\rangle$	$\langle$ index reg $\rangle$ MVIX,		MVI d (ii),r
$\langle$ nn $\rangle$		LDA,		LDA nn
$\langle$ nn $\rangle$		STA,		STA nn
$\langle$ B or D $\rangle$		LDAX,		LDAX ZZ
$\langle$ B or D $\rangle$		STAX,		STAX ZZ
		LDAI,		LDAI
		LDAR,		LDAR
		STAI		STAI
		STAR		STAR

TERSE

<nn>	<B,D,H,SP>
<nn>	<index reg>
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	
<nn>	

TDL

LXI,	LXI	rr,nn
LXIX,	LXI	ii,nn
LBCD,	LBCD	nn
LDED,	LDED	nn
LHLD,	LHLD	nn
LIXD,	LIXD	nn
LIYD,	LIYD	nn
LSPD,	LSPD	nn
SBCD,	SBCD	nn
SDED,	SDED	nn
SHLD,	SHLD	nn
SIXD,	SIXD	nn
SSPD,	SSPD	nn
SIYD,	SIYD	nn

TERSE

<B,D,H,PSW>  
<index reg>  
<B,D,H,PSW>  
<index reg>

TDL

SPHL,	SPHL	
SPIX,	SPIX	
SPIY,	SPIY	
PUSH,	PUSH	qq
PUSHX,	PUSH	ii
POP,	POP	qq
POPX,	POP	ii

TERSE

TDL

XCHG,	XCHG
EXAF,	EXAF
EXX,	EXX
XTHL,	XTHL
XTIX	XTIX
XTIY,	XTIY
LDI,	LDI
LDIR,	LDIR
LDD,	LDD
LDDR,	LDDR
CCI,	CCI
CCIR,	CCIR
CCD,	CCD
CCDR,	CCDR

<u>TERSE</u>			<u>TDL</u>		
<disp>	<8 bit reg>	ADD,	ADD	r	
	<index reg>	ADDX,	ADD	d (ii)	
	<n>	ADI,	ADI	n	
<disp>	<8 bit reg>	ADC,	ADC	r	
	<index reg>	ADCX,	ADC	d (ii)	
	<n>	ACI,	ACI	n	
<disp>	<8 bit reg>	SUB,	SUB	r	
	<index reg>	SUBX,	SUB	d (ii)	
	<n>	SUI,	SUI	n	
<disp>	<8 bit reg>	SBB,	SBB	r	
	<index reg>	SBBX,	SBB	d (ii)	
	<n>	SBI,	SBI	n	
<disp>	<8 bit reg>	ANA,	ANA	r	
	<index reg>	ANAX,	ANA	d (ii)	
	<n>	ANI,	ANI	n	
<disp>	<8 bit reg>	ORA,	ORA	r	
	<index reg>	ORAX,	ORA	d (ii)	
	<n>	ORI,	ORI	n	
<disp>	<8 bit reg>	XRA,	XRA	r	
	<index reg>	XRAX,	XRA	d (ii)	
	<n>	XRI,	XRI	n	
<disp>	<8 bit reg>	CMP,	CMP	r	
	<index reg>	CMPX,	CMP	d (ii)	
	<n>	CPI,	CPI	n	

TERSE

<disp> <8 bit reg>  
<index reg>

<disp> <8 bit reg>  
<index reg>

TDL

INR,	INR	r
INRX,	INR	d (ii)

DCR,	DCR	r
DCRX,	DCR	d (ii)



TERSE

TDL

DAA,	DAA
CMA,	CMA
NEG,	NEG
CMC,	CMC
STC,	STC
NOP,	NOP
HLT,	HLT
DI,	DI
EI,	EI
IMO,	IMO
IM1,	IM1
IM2,	IM2

TERSE

TDL

<B,D,H,SP>

<B,D,H,SP>

<B,D,H,SP>

<B,D,X,SP>

<B,D,Y,SP>

<B,D,H,SP>

<index reg>

<B,D,H,SP>

<index reg>

DAD,

DADC,

DSBC

DADX,

DADY,

INX,

INXX,

DCX,

DCXX,

DAD rr

DADC rr

DSBC rr

DADX tt

DADY uu

INX rr

INX ii

DCX rr

DCX ii

TERSE

TDL

RLC,  
RAL,  
RRC,  
RAR,

RLC  
RAL  
RRC  
RAR

TERSETDL

<disp>	<8 bit reg>		RLCR,	RLCR	r
		<index reg>	RLCX,	RLCR	ii
<disp>	<8 bit reg>		RALR,	RALR	r
		<index reg>	RALX,	RALR	ii
<disp>	<8 bit reg>		RRCR,	RRCR	r
		<index reg>	RRCX,	RRCR	ii
<disp>	<8 bit reg>		RARR,	RARR	r
		<index reg>	RARX,	RARR	ii
<disp>	<8 bit reg>		SLAR,	SLAR	r
		<index reg>	SLAX,	SLAR	ii
<disp>	<8 bit reg>		SRAR,	SRAR	r
		<index reg>	SRAX,	SRAR	ii
<disp>	<8 bit reg>		SRLR,	SRLR	r
		<index reg>	SRLX,	SRLR	ii
			RLD,	RLD	
			RRD,	RRD	

TERSE

TDL

$\langle \text{bit num} \rangle$	$\langle 8 \text{ bit reg} \rangle$	BIT,	BIT	b,r
$\langle \text{bit num} \rangle$	$\langle \text{disp} \rangle$	$\langle \text{index reg} \rangle$ BITX,	BIT	b,d (ii)
$\langle \text{bit num} \rangle$	$\langle 8 \text{ bit reg} \rangle$	SET,	SET	b,r
$\langle \text{bit num} \rangle$	$\langle \text{disp} \rangle$	$\langle \text{index reg} \rangle$ SETX,	SET	b,d (ii)
$\langle \text{bit num} \rangle$	$\langle 8 \text{ bit reg} \rangle$	RES,	RES	b,r
$\langle \text{bit num} \rangle$	$\langle \text{disp} \rangle$	$\langle \text{index reg} \rangle$ RESX,	RES	b,d (ii)

TERSE

<nn>  
<nn>  
<nn>  
<nn>  
<nn>  
<nn>  
<nn>  
<nn>  
<nn>

<n>  
<n>  
<n>  
<n>  
<n>  
<n>

TDL

JMP,	JMP	nn
JZ,	JZ	nn
JNZ,	JNZ	nn
JC,	JC	nn
JNC,	JNC	nn
JPO,	JPO	nn
JPE,	JPE	nn
JP,	JP	nn
JM,	JM	nn

JMPR,	JMPR	nn
JRZ,	JRZ	nn
JRNZ	JRNZ	nn
JRC,	JRC	nn
JRNC,	JRNC	nn
DJNZ,	DJNZ	nn

PCHL,	PCHL
PCIX,	PCIX
PCIY,	PCIY

TERSE

TDL

<nn>

<nn>

<nn>

<nn>

<nn>

<nn>

<nn>

<nn>

<nn>

CALL,

CZ,

CNZ,

CC,

CNC,

CPO,

CPE,

CP,

CM,

RET,

RZ,

RNZ,

RC,

RNC,

RPO,

RPE,

RP,

RM,

RETI,

RETN,

RST,

CALL nn

CZ nn

CNZ nn

CC nn

CNC nn

CPO nn

CPE nn

CP nn

CM nn

RET

RZ

RNZ

RC

RNC

RPO

RPE

RP

RM

RETI

RETN

RST n

<n>

TERSE

<n>  
<8 bit reg>

<n>  
<8 bit reg>

TDL

IN,	IN	n
INP,	INP	r
INI,	INI	
INIR,	INIR	
IND,	IND	
INDR,	INDR	
OUT,	OUT	n
OUTP,	OUTP	r
OUTI,	OUTI	
OUTIR,	OUTIR	
OUTD,	OUTD	
OUTDR,	OUTDR	