



**M63-15-STD  
INTERFACE**

**FIELD SERVICE  
AND TRAINING MANUAL**

**MS-388  
May 15, 1974**

**Educational Publications  
CORPORATE EDUCATION**



## SCOPE

This manual provides training information pertinent to the M63-11-STD and M63-15-STD Interface.

The individual using this manual should be familiar with the following publications: *M63 Magnetic Tape Transport Service Training Manual (STM) MS-385* and *M63 Magnetic Tape Transport Field Service Manual (FSM) MS-386*.

This manual serves as the Print Package for the M63-11-STD and M63-15-STD Interface and contains the necessary prints to enable a trained technician to install and maintain these units.

The normal level of repair is expected to be card changing and repairing mechanical assemblies. However, when spare cards are not available, the defective card must be repaired.

## TABLE OF CONTENTS

<u>TITLE</u>	<u>PAGE</u>
INTERFACE EQUIPMENT	
GENERAL	1
PERFORMANCE CHARACTERISTICS	1
SYSTEM CONFIGURATION	1
I/O PIN ASSIGNMENTS	1
INTERFACE LINES DESCRIPTION	2
INSTALLATION	2
THEORY OF OPERATION	10
DIAGRAMS	10
PARTS DATA	11

## LIST OF ILLUSTRATIONS

### FIGURE NO.

1	Translator to Transport Cabling	2
2	Transport I/O Plug Configuration with Translator	3
3	Daisy-Chaining a Mix of 7 Track and 9 Track Transports	3
4	Control and Status Lines	4
5	Write Data Lines	5
6	Read Data Lines	6
7	Translator Block Diagram	12
8	Write Operation	13
9	Write idealized Waveforms	14
10	Read Operation	15
11	Read Timing	16

## LIST OF TABLES

### TABLE NO.

1	Interface Lines	7
2	Integrated Circuit Data	17

## INTERFACE EQUIPMENT

### GENERAL

This section contains data pertinent to the translator boards intended to provide an alternative I/O interface when used with tape drive models listed in Scope.

The translator board is mounted on top of the power supply and connected to the transport electronics as shown in Figure 1.

### PERFORMANCE CHARACTERISTICS

The use of the translator alters the transport performance characteristics as follows:

- a. Stop time is 15.0 msec maximum.
- b. Stop distance is  $0.19 \pm 0.03$  inch.

No other transport characteristics are changed. The Inter-Block Gap (IBG) and access time are determined by the controller timing characteristics. The transport must be wired for the Optional Stop Mode.

### SYSTEM CONFIGURATION

The Input/Output (I/O) plug configuration of the transport is shown in Figure 2. For radial hookup, one translator is needed for each transport. Up to four transports, all of the same model type and density, may be daisy-chained from one translator. In this hookup, the transport that supplies power to the translator must be powered on. Daisy-chain connectors are provided for all 7-track translators due to possible density differences. Up to four transports, 7 and 9 tracks, may be daisy-chained by placing 7-track units first and then 9-track units (Figure 3) in the chain.

Power is available from the transport power supply TB2-4 and TB3-3 when the transport is powered on. Power required for each translator is 5.0 VDC at 0.8 amperes maximum.

The I/O transmitters and receivers are the same as those contained within the transport.

## I/O PIN ASSIGNMENTS

The I/O pin assignments are shown in Figure 4, 5, and 6.

## INTERFACE LINES DESCRIPTION

Each I/O line is listed and described in Table 1.




Figure 1. Translator to Transport Cabling




Figure 2. Transport I/O Plug Configuration with Translators




Figure 3. Daisy-Chaining a Mix of 7 Track and 9 Track Transports




Figure 4. Control and Status Lines






Figure 5. Write Data Lines




Figure 6. Read Data Lines

Table 1. INTERFACE LINES

<u>NAME</u>	<u>DESCRIPTION</u>
SELECT (CS = COMMAND SELECT) (Signal Level)	Selects a particular on-line transport from a group connected to a common interface cable.
NOTE: Four (4) individual lines for units 0, 1, 2 and 3 (Signal Level).	
OFF-LINE (CL = COMMAND OFF-LINE) (Signal Level)	Assertion of this clears the write condition and terminates the on-line condition of the selected transport. Assertion should be maintained until acknowledged by the negation of the on-line status.
FORWARD (CF = COMMAND FORWARD) (Signal Level)	Providing the transport is selected, and ready, this command causes tape to be driven in the forward direction.
REVERSE (CR = COMMAND REVERSE) (Signal Level)	When asserted, clears the write condition and causes the tape to be driven in the reverse direction, provided that the transport is selected and ready. Load point status inhibits the response to this command.
REWIND (CRW = COMMAND REWIND) (Signal Level)	Clears the write command on the selected transport and initiates a rewind operation provided that the transport is ready, and not at load point. Tape is positioned at load point at the end of this operation. Assertion should be maintained until acknowledged by rewind status. (Minimum 2 microseconds)
HIGH SPEED (CH - COMMAND HIGH SPEED) (Signal Level)	(Not Used)
REMOTE DENSITY SELECT (CD8 and CD5 = COMMAND DENSITY 800 and 556) (Signal Level)	(Not Used)
SET WRITE (WSW = WRITE SET WRITE) (Signal Level)	The assertion transition of CF causes the WSW line to be sampled following a 20 microsecond maximum delay period.

Table 1. INTERFACE LINES (Cont'd)

<u>NAME</u>	<u>DESCRIPTION</u>
<p>SET WRITE (WSW = WRITE SET WRITE) (Signal Level) (Cont'd)</p>	<p>Assertion transition of the WSW line enables the setting of the selected and online transport write condition provided the transport is ready and write enabled.</p> <p>Negation of the WSW line enables the clearing of the transport's write condition.</p> <p>The desired logic level of WSW shall be maintained for not less than 20 microseconds after the assertion edge of CF.</p>
<p>WRITE DATA (WD = WRITE DATA) WD0 - WD7, WDP (Signal Level)</p>	<p>These lines receive data to be recorded on tape as a character and must be electrically stable at assertion transition time of write clock and for 2 microseconds minimum, thereafter.</p>
<p>WRITE RESET (WRS = WRITE RESET) (Signal Level)</p>	<p>The assertion transition causes the LRCC character to be written on tape, provided the transport is in the write mode. Assertion must be maintained for a minimum of 2 microseconds.</p>
<p>WRITE CLOCK (WC = WRITE CLOCK) (Signal Pulse)</p>	<p>The assertion transition of this pulse causes the character, represented by the write data lines to be written on tape. The transport must be in the write condition and the assertion of the write clock must be maintained for a minimum of 2 microseconds.</p>
<p>PROGRAMMABLE THRESHOLD (PTHR = PROGRAMMABLE THRESHOLD) (Signal Level)</p>	<p>The assertion of this line causes the transport to read data from the tape at a reduced clipping level.</p>
<p>ON-LINE (SL = STATUS ON-LINE) (Signal Level)</p>	<p>Acknowledges that the selected transport has been manually placed in an on-line condition.</p>
<p>READY (SR = STATUS READY) (Signal Level)</p>	<p>Indicates that the transport is selected on-line, the initial loading sequence is complete and the transport is not rewinding.</p>
<p>LOAD POINT (SLP = STATUS LOAD POINT) (Signal Level)</p>	<p>Indicates that the transport is selected, on-line, and the tape is positioned at the load point reflective strip.</p>

Table 1. INTERFACE LINES (Cont'd)

<u>NAME</u>	<u>DESCRIPTION</u>
<p>DENSITY STATUS            (SD = STATUS DENSITY)            NOTE : Three individual lines                    SD2, SD5, and SD8            (Signal Level)</p>	<p>Indicates the state of Remote Density Select lines (CD5 and CD8), decoded into 200, 556, 800 CPI. Only one density at a time can be asserted from a selected and on-line transport.</p>
<p>REWIND            (SRW - REWIND STATUS)            (Signal Level)</p>	<p>Indicates that the selected and on-line transport is engaged in a rewind operation. This status remains true until the tape is positioned at the load point reflective strip.</p>
<p>READ DATA            (RD = READ DATA)            RD0 - RD7, RDP            (Signal Level)</p>	<p>These lines transmit detected characters read from the tape and presents them to the interface.</p> <p>The read data lines are settled at the assertion transition time of read clock, and remain settled until 1 <math>\mu</math>sec, maximum, before the next read clock.</p>
<p>READ CLOCK            (RC = READ CLOCK)            (Signal Pulse)</p>	<p>Indicates that a character has been read from tape and is present on the read data lines. Assertion time is 2 <math>\mu</math>sec, minimum; 3 microseconds, maximum.</p>
<p>WRITE STATUS            (SW = STATUS WRITE)            (Signal Level)</p>	<p>Indicates that the selected transport is write enabled and current is flowing in the write and erase heads.</p>
<p>FILE PROTECT            (SFP = STATUS FILE PROTECT)            (Signal Level)</p>	<p>Indicates that the selected and on-line transport is not write enabled (write ring is not present in the file reel).</p>

## INSTALLATION

Installation of the Interface Equipment is as follows:

- a. Mount the translator mounting bracket on top of the power supply using the three screws supplied.
- b. Insert the translator board in the mounting bracket.
- c. Install cables as shown in Figure 1.
- d. Ensure that the Optional Stop Mode jumper is installed at the transport electronics cage assembly backplane. Attach the locking end of the jumper to XA4 pin 14B. Press the other end onto XA4 pin 15B.

### CAUTION

One end of this jumper is equipped with a locking type socket. To remove the jumper from the backplane pin, slightly lift the spring clip and remove the socket from the pin.

## THEORY OF OPERATION

The following paragraphs and diagrams briefly describe the theory of operation of the translator. Figure 7 is a block diagram of the Read and Write circuitry. Reference to the logic diagram will aid in understanding the theory of operation of the translator.

### a. Write

The Flow Diagram (Figure 8) shows only two bits of data processed through one channel. Each channel is identical. The diagram shows that the Write Register flip-flops change state only on a data transition of False (high) to True (low). This action transforms non-return-to-zero (NRZ) data to non-return-to-zero-inverted (NRZI) data that is useful to the transport.

When the Inter-Block Gap (IBG) is reached and WRS becomes True the LRCC is written.

Figure 9 shows the idealized waveforms for various points in the circuits shown on logic diagram, sheet 2.

b. Read

The Read Operation Flow Diagram (Figure 10) shows data processed for one cell time. Data are entered in the Read flip-flop during the Read or Write gate time (See Figure 11). During the one microsecond Strobe pulse, the data is transferred to the read registers. The Read flip-flops are then cleared of any data and a Read Clock ( $\overline{RC}$ ) pulse is sent to the controller. This informs the controller that data is present on the read data lines. The Read flip-flops convert the data from NRZI to NRZ format.

DIAGRAMS

The diagrams necessary to maintain the translator in an operational status are included at the rear of this manual. For Board Type Assembly Numbers used, refer to Table below.


Data for the more complex components are listed in Table 2. The symbol for these components is also contained within the description. A cross-reference list of element numbers to commercial identification is shown in the beginning of this table.

CARD PLACEMENT CHART


Track	Density	Card Type
9	800	5299
7	800	5214
7	556	5256
7	200	5257

PARTS DATA

Data necessary for ordering replacement components for the printed wiring board are contained at the rear of this manual.



WRITE BLOCK DIAGRAM (LOGIC SH.2)




READ BLOCK DIAGRAM (LOGIC SH'S 3&4)

NOTE:  
FOR READ AND WRITE GATE TIMES REFER  
TO TRANSLATOR BOARD SCHEMATIC SH. 1.

Figure 7. Translator Block Diagram





WC TRUE?

DISABLE WRITE REGISTER  
INPUT GATES.

FIRST DATA BIT TRUE (LOW)?

SET WRITE REGISTER FF.

WRITE REGISTER REMAINS RESET.

OUTPUT FIRST  
DATA BIT TRUE (LOW)

OUTPUT FIRST  
DATA BIT FALSE (HIGH)

NEXT DATA BIT TRUE (LOW)?

LAST DATA BIT TRUE (LOW)?

1. RESET WRITE REGISTER.
2. WRITE REGISTER REMAINS SET.
3. WRITE REGISTER REMAINS SET.
4. WRITE REGISTER REMAINS RESET.

OUTPUT RESPECTIVE DATA.

IBG REACHED ?

CONTINUE DATA PROCESSING.

WRS TRUE (LOW)?

WRITE LRCC.

Figure 8. Write Operation





Figure 9. Write Idealized Waveforms



ANY DATA  
BIT TRUE?

WCON TRUE?

1.HOLD READ GATE RESET  
2.HOLD WRITE GATE RESET

ENTER DATA  
IN FLIP-FLOPS

TIME LAPSE ?

SET STROBE  
S/S (1.0 μSEC.)

ENTER DATA  
INTO REGISTERS


TIME LAPSE ?

SET CLOCK  
S/S (2.5 μSEC.)

1. SEND  $\overline{RC}$  TO CONTROLLER  
2. CLEAR DATA FLIP-FLOPS

TRANSFER DATA

Figure 10. Read Operation




**NOTE:**


FOR READ AND WRITE GATE TIMES  
REFER TO TRANSLATOR BOARD  
SCHEMATIC SHEET 1.

Figure 11. Read Timing

TABLE 2. INTEGRATED CIRCUIT DATA



SYMBOLS USED FOR SAME TYPE IC DUE TO CIRCUIT FUNCTION.



SYMBOLS USED INTERCHANGEABLY FOR SAME FUNCTION.

TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

CROSS-REFERENCE LIST


<u>ELEMENT NUMBER</u>	<u>COMMERCIAL NUMBER</u>
140	7400
141	7410
186	837 937-SW
175	7474
193	74123
201	7408
204	7438
224	7427
519	74174
520	74175

ITT 937-SW  
F 937-PC

TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

DESCRIPTION

14 pin dual-in-line package which contains four TTL 2-input positive NAND gates.




TRUTH TABLE

INPUTS		OUTPUT
A	B	Y
0	0	1
1	0	1
0	1	1
1	1	0

140 (7400)

DESCRIPTION

14 pin dual-in-line package containing three TTL 3-input positive NAND gates.



TRUTH TABLE

INPUTS			OUTPUT
A	B	C	Y
0	X	X	1
X	0	X	1
X	X	0	1
1	1	1	0


X = EITHER LOGIC 1 OR 0

141 (7410)

TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

DESCRIPTION

14 pin dual-in-line package which contains six TTL inverter circuits.



TRUTH TABLE

INPUT	OUTPUT
A	Y
0	1
1	0


186 (837)



TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

DESCRIPTION

14 pin dual-in-line package containing two independent TTL D-type edge-triggered flip-flops. The data appearing on the CD input is transferred to the complementary output on the logic 0 to 1 transition of the clock input. After the logic 0 to 1 transition of the clock input, the data input (CD) is locked out. At logic 0 input to the master set (S) input sets Q (pin 8, 9) to logic 1 independently of the clock input. Similarly a logic 0 input to the master reset (R) input sets Q to a logic 0. With both S and R inputs at logic 0, both Q (pin 5, 9) and  $\bar{Q}$  (pin 6, 8) outputs are at a logic 1.



TRUTH TABLE

$t_n$ INPUTS			$t_{n+1}$ OUTPUTS	
S	R	D	PIN 5,9 (Q)	PIN 6,8 ( $\bar{Q}$ )
0	1	X	1	0
1	0	X	0	1
0	0	X	1	1
1	1	1	1	0
1	1	0	0	1

X = EITHER LOGIC 1 OR 0.  
 $t_n$  = BIT TIME BEFORE LOGIC 0 TO 1 TRANSITION OF CLOCK PULSE.  
 $t_{n+1}$  = BIT TIME AFTER CLOCK PULSE.


175 (7474)

TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

DESCRIPTION

16 pin dual-in-line package containing two TTL retriggerable single shots having two trigger inputs, one active level 1 (pin 2, 10) and one active level 0 (pin 1, 9). The output pulse duration is a function of an external timing network. The overriding clear input (R) permits any output pulse to be terminated at any time independently of any other inputs.

If the trigger signal is applied to the active 1 input, triggering will occur on the rising edge of the waveforms. By applying the trigger input to the active 0 input, triggering will occur on the falling edge of the waveform. Each time the trigger conditions are met, the external timing capacitor is discharged and a new cycle is started. Successive trigger inputs with a period shorter than the output pulse delay time retrigger the single shot resulting in a continuous true output.



TRUTH TABLE

MODE	INPUTS			OUTPUTS <sup>2</sup>	
	PIN 1,9	PIN 2,10	R	PIN 13,5 (Q)	PIN 4,12 ( $\bar{Q}$ )
MASTER RESET	X	X	0	0	1
TRIGGERING INHIBITED	1	X	1	0	1
POSITIVE EDGE TRIGGERING	0	0→1	1	POSITIVE PULSE OF WIDTH T	NEGATIVE PULSE OF WIDTH T
NEGATIVE EDGE TRIGGERING	1→0	1	1	POSITIVE PULSE OF WIDTH T	NEGATIVE PULSE OF WIDTH T

NOTES: 1. X = LOGIC 1 OR 0.


2. WIDTH "T" OF OUTPUT PULSE IS DETERMINED BY THE EXTERNAL TIMING NETWORK.

193 (74123)

TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

DESCRIPTION

14 pin dual-in-line package containing four TTL 2-input positive NAND gates.




TRUTH TABLE

INPUTS		OUTPUT
A	B	Y
0	0	0
1	0	0
0	1	0
1	1	1

201 (7408)

DESCRIPTION

14 pin dual-in-line package containing four TTL 2-input positive NAND gates with open collector output.



TRUTH TABLE

INPUTS		OUTPUT
A	B	Y
0	X	1
X	0	1
1	1	0


X= EITHER LOGIC 1 OR 0

204 (7438)

TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

DESCRIPTION

14 pin dual-in-line package that contains three TTL 3-input positive NOR gates.



TRUTH TABLE

INPUTS			OUTPUT
A	B	C	Y
0	X	X	1
X	0	X	1
X	X	0	1
1	1	1	0


X = EITHER LOGIC 1 OR 0.

224 (7427)

TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

DESCRIPTION

16 pin dual-in-line package containing six TTL D-type positive-edge-triggered flip-flops. Information at the CD inputs meeting the setup time requirements is transferred to the Q inputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is either at the high or low level the CD input signal has no effect at the output.



TRUTH TABLE


$t_n$ INPUTS			$t_{n+1}$ OUTPUTS
R	C	CD	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	$Q_0$

H = HIGH LEVEL (STEADY STATE)  
 L = LOW LEVEL (STEADY STATE)  
 X = EITHER LOGIC 1 OR 0.  
 ↑ = TRANSITION FROM LOW TO HIGH LEVEL  
 $Q_0$  = LEVEL OF Q BEFORE INDICATED STEADY STATE CONDITIONS WERE ESTABLISHED.

TABLE 2. INTEGRATED CIRCUIT DATA (Cont'd)

DESCRIPTION

16 pin dual-in-line package containing four TTL D-type positive-edge-triggered flip-flops. Information at the CD inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is either at the high or low level the CD input signal has no effect at the output.



TRUTH TABLE


$t_n$ INPUTS			$t_{n+1}$ OUTPUTS	
R	C	CD	Q	$\bar{Q}$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	$Q_0$	$\bar{Q}_0$

H = HIGH LEVEL (STEADY STATE)  
 L = LOW LEVEL (STEADY STATE)  
 X = EITHER LOGIC 1 OR 0.  
 ↑ = TRANSITION FROM LOW TO HIGH LEVEL  
 $Q_0$  = LEVEL OF Q BEFORE INDICATED STEADY STATE CONDITIONS WERE ESTABLISHED.

520 (74175)

59521400

MFG REV CODE		SHEET REV. NO. & STATUS		REVISION RECORD				
QTY	REV	NO.	ECO	DESCRIPTION	DATE	BY	CHKD	APP
01		01		RELEASED				
A		A	P8:2958	RELEASED A-01		Wahby		Vie



**REV C**


**TITLE**  
2D ASSY TYPE 521A  
TRANSLATOR, 800

FORM 0001 05875	D	DRAWING NO 59521400	CD 8
--------------------	---	------------------------	---------

Scale: 2:1

59525600

MFG REV CODE		WHSE	REV	STATUS	REVISION RECORD				DATE	BY	APP
01					REV	ECO	DESCRIPTION	DATE	BY	APP	
01					01	59525600	CLASS B RELEASED				
01					01	59525600	RELEASED				



REV C

**BD ASSY TYPE 5256  
TRANSLATOR, 556**


DOC NO	REV	FORM NO	CD
05875	D	59525600	5




59525700

MFG REV CODE		SHEET REVISION STATUS		REV		ECO		REVISION RECORD			
REV	ECO	SYNOPSIS	DATE	BY	CHK	APP	DATE	BY	CHK	APP	
01											
01	162516	CLASS B	RELEASED								
A	161233	RELEASED	ASST								

0 0 0 0 0 0 0  
6 6 7 8 9 10 11



REV C			
TITLE			
BD ASSY TYPE 5257 TRANSLATOR, 200			
CD	7	FORM NO	59525700
CD	7	DATE	05875
CD	7	REV	2/1



MFG REV CO: 2		SHEET REVISION STATUS		REVISION RECORD				
REV	DATE	BY	DESCRIPTION	DEPT	DATE	APPD	APPD	
A			CLASS A RELEASED		7/15/74			
B			REVISION 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100		7/15/74			
C			REVISION 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100		7/15/74			

PL 5952 9901-02 DN 5952 9900	DO NOT SCALE DRAWING	LCTT	TITLE		
			BD ASSY TYPE 5299 TRANSLATOR NCR 800 BPI 9 TRACK		
DATE	BY	CHKD BY	APPD BY	SCALE	2/11
7/15/74	J. J. [Signature]	7/15/74	D	5952 9900	

SHEET REVISION STATUS				REVISION RECORD			
REV	DATE	BY	DESCRIPTION	REV	DATE	BY	DESCRIPTION
1	06/12/67	DA	AS B RELEASED	1	05/01		
A	A	A	PRINTED	1	0007		
A	B	B	PRINTED	1	0007		


NOTES:  
 ⚠ NOT USED ON NINE TRACK.

SEE TABLE BELOW

NO	TYPE	JUMPER	DENSITY	TRACKS	WRITE DATE	READ DATE	2 MS. CDS. CM	RTI	RTS
8294	D	800PI	7	12-8	24-8	0054	F	0 31K	8 04K
8296	C	830PI	7	21-8	24-8	0082	F	0 31K	8 70K
8297	B	200PI	7	80-8	94-8	0022	F	0 31K	8 04K
8299	D	800PI	8	17-8	24-8	0054	F	0 31K	8 81K

DETACHED LISTS 1. PARTS LIST 2. DIMENSIONS 3. MATERIALS 4. FABRICATION	TITLE <b>NCR          TRANSLATOR BOARD          SCHEMATIC</b>
	PART NUMBER <b>LCTT</b>
	CON. NO. <b>01875</b>
	DRAWING NO. <b>D 86940200</b>


REVISION RECORD				
REV	ECO	DESCRIPTION	DATE	CHKD
		SEE SHEET 1		



NOTES:  
 1. ALL DIMENSIONS IN INCHES  
 2. ALL RESISTORS 1%, 1/4W, UNLESS OTHERWISE NOTED


 NCR TRANSLATOR BOARD	Code sheet 1 05475	Code sheet 2 86940200	REV C
	86940200		DATE 1964

SEE SHEET 1





NOTES:  
 1. ALL DIODES ARE 1N4148  
 2. ALL RESISTORS 1%, 1/4W, UNLESS OTHERWISE NOTED

	NCR TRANSLATOR BOARD	CLASS. NO. 05275	DIBS NO. B6940200	SHEET 3
		REV C		



RES THRU CAP  
 FROM PIN 11 OF ALL  
 100K, 500 TO GND

- NOTES: 1. ALL DIMS IN INCHES  
 2. ALL RESISTORS 1/4 W, UNLESS OTHERWISE NOTED  
 3. SPARE ELEMENTS:
- | LOC | TYPE | ELEMENT              |
|-----|------|----------------------|
| Z8  | 100  | 3-6                  |
| V8  | 100  | 1-2/3-1/3-1/5        |
| V8  | 200  | 1-10-2/12-1/11       |
| 89  | 170  | 2-1/3-1/4            |
| V8  | 170  | 2-1/3-1/5            |
| V8  | 100  | 1-2/3-1/12-1/11-1/10 |
| B1  | 200  | 1-12-3/4-5-6         |



INDEX NO.	EQUIPMENT PART NUMBER	ITEM DESCRIPTION	INDEX NO.	EQUIPMENT PART NUMBER	ITEM DESCRIPTION
<u>INTEGRATED CIRCUITS</u>			<u>CAPACITORS</u>		
U1	94690204	INTEGRATED CIRCUIT 837	C1	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U2	94690204	INTEGRATED CIRCUIT 837	C2	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U3	17185200	INTEGRATED CIRCUIT, 7408	C3	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U4	17185200	INTEGRATED CIRCUIT, 7408	C4	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U5	94916109	INTEGRATED CIRCUIT, SN7474N	C5	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U6	94916109	INTEGRATED CIRCUIT, SN7474N	C6	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U7	94916109	INTEGRATED CIRCUIT, SN7474N	C7	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U8	94916109	INTEGRATED CIRCUIT, SN7474N	C8	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U9	94916109	INTEGRATED CIRCUIT, SN7474N	C9	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U10	94874100	INTEGRATED CIRCUIT, 7438	C10	24516125	CAP, FXD, 0.00033 UF, 50WVDC
U11	95874100	INTEGRATED CIRCUIT, 7438	C11	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U12	95871000	INTEGRATED CIRCUIT, SN74174	C12	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U13	95874100	INTEGRATED CIRCUIT, 7438	C13	95817072	CAP, ELECT, 1.0 UF, 15WVDC
U14	94690204	INTEGRATED CIRCUIT, 837	C14	24561301	CAP, FXD, .01 UF, 25WVDC
U15	94918809	INTEGRATED CIRCUIT, SN7400	C15	94685347	CAP, ELECT, 10 UF, 20V
U16	95874100	INTEGRATED CIRCUIT, 7438	C16	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U17	95874100	INTEGRATED CIRCUIT, 7438	C17	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U18	94690204	INTEGRATED CIRCUIT, 837	C18	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U19	94690204	INTEGRATED CIRCUIT, 837	C19	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U20	15106800	INTEGRATED CIRCUIT, 7247N	C20	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U21	36187200	INTEGRATED CIRCUIT, 7410	C21	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U22	95876100	INTEGRATED CIRCUIT, 74123	C22	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U23	94690204	INTEGRATED CIRCUIT, 837	C23	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U24	95874100	INTEGRATED CIRCUIT, 7438	C24	24501720	CAP, FXD, 0.00015 UF, 50WVDC
U26	95876100	INTEGRATED CIRCUIT, 74123	C25	94690312	CAP, FXD, 0.0056 UF, 100WVDC (USED ON TYPE 5214 BOARD)
U27	95874100	INTEGRATED CIRCUIT, 7438	C25	94690314	CAP, FXD, 0.0082 UF, 100WVDC (USED ON TYPE 5256 BOARD)
U28	95874100	INTEGRATED CIRCUIT, 7438	C25	94690319	CAP, FXD, 0.022 UF, 100WVDC (USED ON TYPE 5257 BOARD)
U29	94916109	INTEGRATED CIRCUIT, SN7474N	C25	94690312	CAP, FXD, 0.0056 UF, 100WVDC (USED ON TYPE 5299 BOARD)
U30	94916109	INTEGRATED CIRCUIT, SN7474N	C26	94690312	CAP, FXD, 0.0056 UF, 100WVDC (USED ON TYPE 5214 BOARD)
U31	94916109	INTEGRATED CIRCUIT, SN7474N	C26	94690314	CAP, FXD, 0.0082 UF, 100WVDC (USED ON TYPE 5256 BOARD)
U32	94916109	INTEGRATED CIRCUIT, SN7474N	C26	94690319	CAP, FXD, 0.022 UF, 100WVDC (USED ON TYPE 5257 BOARD)
U33	94916109	INTEGRATED CIRCUIT, SN7474N	C26	94690312	CAP, FXD, 0.0056 UF, 100WVDC (USED ON TYPE 5299 BOARD)
U34	95871300	INTEGRATED CIRCUIT, SN74175	C27	24501720	CAP, FXD, 0.00015 UF, 50WVDC
<u>DIODES</u>			C28	24501720	CAP, FXD, 0.00015 UF, 50WVDC
CR1	94654700	DIODE, IN4148	C29	94685320	CAP, ELECT, 0.47 UF, 35V
CR2	94654700	DIODE, IN4148	C30	24501720	CAP, FXD, 0.00015 UF, 50WVDC
CR3	94654700	DIODE, IN4148	C31	94685320	CAP, ELECT, 0.47 UF, 35V
CR4	94654700	DIODE, IN4148	C32	24510413	CAP, FXD, 0.00039 UF, 50WVDC
CR5	94654700	DIODE, IN4148	C33	24510413	CAP, FXD, 0.00039 UF, 50WVDC
CR6	94654700	DIODE, IN4148	C34	24561301	CAP, FXD, .01UF, 25WVDC
CR7	94654700	DIODE, IN4148	C35	24561301	CAP, FXD, .01UF, 25WVDC
CR8	94654700	DIODE, IN4148	C36	24561301	CAP, FXD, .01UF, 25WVDC
CR9	94654700	DIODE, IN4148	C37	24561301	CAP, FXD, .01UF, 25WVDC
CR10	94654700	DIODE, IN4148	C38	24561301	CAP, FXD, .01UF, 25WVDC
CR11	94654700	DIODE, IN4148	C39	24561301	CAP, FXD, .01UF, 25WVDC
CR12	94654700	DIODE, IN4148	C40	24561301	CAP, FXD, .01UF, 25WVDC
CR13	94654700	DIODE, IN4148	C41	24561301	CAP, FXD, .01UF, 25WVDC
CR14	94654700	DIODE, IN4148	C42	24561301	CAP, FXD, .01UF, 25WVDC
CR15	94654700	DIODE, IN4148	C43	24561301	CAP, FXD, .01UF, 25WVDC
CR16	94654700	DIODE, IN4148	C44	24561301	CAP, FXD, .01UF, 25WVDC
CR17	94654700	DIODE, IN4148	C45	24561301	CAP, FXD, .01UF, 25WVDC
CR18	94654700	DIODE, IN4148	C46	24561301	CAP, FXD, .01UF, 25WVDC
CR19	94654700	DIODE, IN4148	C47	24561301	CAP, FXD, .01UF, 25WVDC
CR20	94654700	DIODE, IN4148	C48	24561301	CAP, FXD, .01UF, 25WVDC
CR21	94654700	DIODE, IN4148	C49	24561301	CAP, FXD, .01UF, 25WVDC
CR22	94654700	DIODE, IN4148			
CR23	94654700	DIODE, IN4148			
CR24	94654700	DIODE, IN4148			

TRANSLATOR BOARD ASSEMBLIES 5214, 5256, 5257 & 5299 (SHEET 1 OF 2)

INDEX NO.	EQUIPMENT PART NUMBER	ITEM DESCRIPTION	INDEX NO.	EQUIPMENT PART NUMBER	ITEM DESCRIPTION
<b>RESISTORS</b>					
R1	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R78	95856279	RES. FXD, 8080 OHMS, 1/4W, 1%
R2	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R79	95856317	RES. FXD, 20K OHMS, 1/4W, 1%
R3	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R80	24500063	RES. FXD, 1.0K OHMS, 1/4W, 5%
R4	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R81	24500063	RES. FXD, 1.0K OHMS, 1/4W, 5%
R5	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R82	24500063	RES. FXD, 1.0K OHMS, 1/4W, 5%
R6	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R83	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R7	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R84	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R8	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R87	24500063	RES. FXD, 1.0K OHMS, 1/4W, 5%
R9	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R88	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R10	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R89	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R11	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R90	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R12	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R91	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R13	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R92	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R14	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R93	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R15	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R94	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R16	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R95	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R17	95856172	RES. FXD, 619 OHMS, 1/4W, 1%	R96	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%
R18	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R97	24500063	RES. FXD, 1.0K OHMS, 1/4W, 1%
R19	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%	R98	24500063	RES. FXD, 1.0K OHMS, 1/4W, 1%
R20	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R21	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R22	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R23	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R24	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R25	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R26	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R27	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R28	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R29	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R30	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R31	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R32	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R33	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R34	24500063	RES. FXD, 1.0K OHMS, 1/4W, 5%			
R35	24500063	RES. FXD, 1.0K OHMS, 1/4W, 5%			
R36	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R37	24500063	RES. FXD, 1.0K OHMS, 5%			
R38	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R39	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R40	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R41	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R42	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R43	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R44	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R45	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R46	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R47	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R48	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R49	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R50	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R51	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R52	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R53	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R54	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R55	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R56	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R57	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R58	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R59	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R60	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R61	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R62	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R63	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R64	95856172	RES. FXD, 619 OHMS, 1/4W, 1%			
R65	95856212	RES. FXD, 1620 OHMS, 1/4W, 1%			
R70	95855108	POTENTIOMETER, CERMET, TRIMMER			
R71	95856285	RES. FXD, 9310 OHMS, 1/4W, 1%			
R72	95855108	POTENTIOMETER, CERMET, TRIMMER			
R73	95856267	RES. FXD, 6040 OHMS, 1/4W, 1%			
		(USED ON TYPE 5214, 5257 & 5299 BDS)			
R73	95856265	RES. FXD, 5780 OHMS, 1/4W, 1%			
		(USED ON TYPE 5256 BDS)			

TRANSLATOR BOARD ASSEMBLIES 5214, 5256, 5257 & 5299 (SHEET 2 OF 2)



89769500 01

ELBIT COMPUTERS LTD  
A SUBSIDIARY OF

GENERAL DATA

CODE IDENT.

SHEET 3

WL

DOCUMENT No.

89805300

REV.

02

PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
11	5	24	YEL	SEE ASSY. DWG.	27	TAPE	1,2	T	J2	12	WRITE DATA 5 WH/YW
			WHT		28			16	J2		GND
12			BRN		29			P	<del>J2</del>		READ DATA 2 WH/GRN
			WHT		30			13			GND
13			BLU		31			10 18	33		READ DATA 7 WH/BL
			WHT		32			V	J3		GND
14			GRN		35			R	J2		WRITE DATA 3 WH/SC
			WHT		36			14			GND
15			VIO		37			M			WRITE DATA 0 WH/GRN
			WHT		38			11	J2		GND
16			ORN		39			4	J3		READ DATA 1 *WH/BRN
			BLU		40			D			GND
17			RED		41			3			READ DATA 0 WH/RO
			BLU		42			C	J3		GND
18			YEL		43			N #	J2		WRITE DATA 1 WH/OR
			BLU		44			12			GND
19			BRN		45			C			WRITE AMPLIFIER RESET WH/YW
			BLU		46			3			GND
20			GRN		49			A			WRITE DATA STROBE WH/BL
			BLU		50			1	J2		GND

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

BRN

RD

290

287

88

288

285

82

81

286


295

295

9-4

89769500 01

ELBIT COMPUTERS LTD  
A SUBSIDIARY OF



CODE IDENT.

SHEET 2

WL

DOCUMENT No.

89805300

REV.

02

PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
1	5	24	WHT	SEE ASSY. DWS.	3	TAPE	12	2	J3	12	READ DATA STROBE
			BLK					4	B		GND
2			ORN		5			1	J3	✓	READ DATA PARITY
			BLK					6	A		GND
3			RED		9			U	J2	✓	WRITE DATA 8
			BLK					10	17		J2
4			YEL		11			9	J3		READ DATA 3
			BLK					12	K		GND
5			BRN		13			8	J3		READ DATA 2
			BLK					14	J		GND
6			BLU		15			14	J3		READ DATA 4
			BLK					16	R		GND
7			GRN		17			15	J3		READ DATA 5
			BLK					18	S		GND
8			VIO		19			V	J2		WRITE DATA 7
			BLK					20	18		GND
9			ORN		21			S	J2		WRITE DATA 4
			WHT						15		GND
10			RED		25			17	J3		READ DATA 6
			WHT					26	U		GND

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

(B)

89

80

291

(84)

85

(83)

86

(85)

84

(86)

83

(B)


292

(B)

289

87

89769500 01



CODE IDENT.

SHEET 4

WL

DOCUMENT No.

89805300

REV.

01

PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
21	5	24	VIO	SEE ASSY. DWG.	51	TAPE	1,2	L	J2	12	WRITE DATA PARITY WH/VE
			BLU		52			10	J2		GND
22			GRN		53			H	J1	1	REWIND COMMAND WH/SL
			RED		54			7			GND
23			YEL		57			D		1	DATA DENSITY SELECT WH/DN
			RED		58			4	J1		GND
24			BRN		59			F	J2		READ THRESHOLD WH/PO
			RED		60			6	J2		GND
25			ORN		-			L	J1		SPARE OFF LINE
			RED		-			10			GND
26			VIO		-			N			REWINDING
			RED		-			12	J1		GND
27			YEL		-			10	J3		NRZ
			GRN		-			L			GND
28			ORN		-			11			7 TH
			GRN		-			M	J3		SPARE GND
29			VIO		-			-			NOT USED
			GRN		-			-			
30			BRN		-			-			
			GRN		-			-			NOT USED

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

284

296

299

297

95

NU

NU

9-5

89769500 01

ELBIT COMPUTERS LTD  
A SUBSIDIARY OF

CODE IDENT.

SHEET 5

WL

DOCUMENT No.

89805300

REV.

02

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
31	5	24	VIO	SEE ASSY. DWG.	-	TAPE	1,2	-		12	NOT USED
			BRN		-			-			
32			ORN		-			-			
			BRN		-			-			
33	5	24	YEL		-			-			
			BRN		-	TAPE		-			
1	6	22	BRN	SEE ASSY. DWG.	3	UPPER	1,2	R	J1	12	LOAD POINT
			BLK		4			14			GND
2			RED		9			M			ON LINE
			BLK		10			11			GND
3			ORN		13			E			SYNC REVERSE COM
			BLK		14			5			GND
4			YEL		17			C			SYNC FWD COM
			BLK		18	UPPER		3	J1		GND

9-6

ET-5103

PRINTED IN ISRAEL

93

95

300

294

BLK

89769500 01

ELBIT COMPUTERS LTD A SUBSIDIARY OF <b>CONTROL DATA</b>		CODE IDENT.		SHEET 6		WL		DOCUMENT No. 89805300		REV. 02	
PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
5	6	22	GRN	SEE ASSY. DWG.	19	UPPER	1,2	18	J1	12	SELECT 2 WH/BL
			BLK		20			8			GND
6			BLU		21			A			SELECT 1. WH/BRN
			BLK		22			8			GND
7			VIO		27			J			SELECT 0 WH/YW
			BLK		28			8			GND
8			GRY		29			P			FILE PROTECT WH/GRN
			BLK		30			13			GND
9			WHT		33			U			END OF TAPE WH/VL
			BLK		34			17			GND
10			RED		37			K			SET WRITE STATUS WH/BRN
			BRN		38			9			GND
11			ORN		43			T			READY WH/OR
			BRN		44			16			GND
12			YEL		45			F			DATA DENSITY IND WH/YW
			BRN		46			6			GND
13			GRN		49			V			SELECT 3 WH/BL
			BRN		50			8			GND
14		22	BLU		-			S			+5V SPARE
			BRN		-	UPPER		S	J1		+5V SPARE

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

282

281

280

91

94

298

92

N0

283

9-7

89769500 01

ELBIT COMPUTERS LTD  
A SUBSIDIARY OF

CONTIBORDATA

CODE IDENT.

SHEET 7

WL

DOCUMENT No.

89805300

REV.

02

PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION	ACCESS FIND No.	REMARKS	
					-	UPPER					
15	6	22	V10	SEE ASSY. DWG.	-	UPPER	1,2	-	12	NOT USED	
			BRN	-	-	-	-	-	-	-	
16			GRY	-	-	-	-	-	-	-	
			BRN	-	-	-	-	-	-	-	
17			WHT	-	-	-	-	-	-	-	
			BRN	-	-	-	-	-	-	-	
18			ORN	-	-	-	-	-	-	-	
			RED	-	-	-	-	-	-	-	
19			YEL	-	-	-	-	-	-	-	-
			22	RED	-	-	-	UPPER	-	-	NOT USED

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

9-8

ELBIT COMPUTERS LTD A SUBSIDIARY OF PROFESION DATA		CODE IDENT.		SHEET 2		WL		DOCUMENT No. 89805300		REV. 02	
PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
1	5	24	WHT	SEE ASSY. DWG.	3	TAPE	12	2	J3	12	READ DATA STROBE
			BLK					4	B		GND
2			ORN		5			1	↓		READ DATA PARITY
			BLK					6	A		J3
3			RED		9			U	J2		WRITE DATA 6
			BLK					10	17		J2
4			YEL		11			9	J3		READ DATA 3
			BLK					12	K		↑
5			BRN		13			8			READ DATA 2
			BLK					14	J		
6			BLU		15			14			READ DATA 4
			BLK					16	R		
7			GRN		17			15	↓		READ DATA 5
			BLK					18	S		J3
8			VIO		19			V	J2		WRITE DATA 7
			BLK					20	18		↑
9			ORN		21			S	↓		WRITE DATA 4
			WHT						15		J2
10			RED		25			17	J3		READ DATA 6
			WHT					26	U		J3

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

89769500 01

9-4

ELBIT COMPUTERS LTD A SUBSIDIARY OF <b>CONTROL DATA</b>		CODE IDENT.		SHEET 3		WL		DOCUMENT No. 89805300		REV. 02	
PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
11	5	24	YEL	SEE ASSY. DWG.	27	TAPE	1,2	T	J2	12	WRITE DATA 5
			WHT					28	16		J2
12			BRN		29			P	J3		READ DATA 2
			WHT					30	13		
13			BLU		31			18			READ DATA 7
			WHT					32	V		J3
14			GRN		35			R	J2		WRITE DATA 3
			WHT					36	14		
15			VIO		37			M			WRITE DATA 0
			WHT					38	11		J2
16			ORN		39			4	J3		READ DATA 1 *
			BLU					40	D		
17			RED		41			3			READ DATA 0
			BLU					42	C		J3
18			YEL		43			M	J2		WRITE DATA 1
			BLU					44	12		
19			BRN		45			C			WRITE AMPLIFIER RESET
			BLU					46	3		
20			GRN		49			A			WRITE DATA STROBE
			BLU					50	1		J2





CODE IDENT.

SHEET 4

WL

DOCUMENT No.

89805300

REV.

01

PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
21	5	24	VIO	SEE ASSY. DWG.	51	TAPE	1,2	L	J2	12	WRITE DATA PARITY
			BLU		52			10	J2		GND
22			GRN		53			H	J1		REWIND COMMAND
			RED		54			7			GND
23			YEL		57			D			DATA DENSITY SELECT
			RED		58			4	J1		GND
24			BRN		59			F	J2		READ THRESHOLD
			RED		60			6	J2		GND
25			ORN		-			L	J1		SPARE
			RED		-			10			
26			VIO		-			N			
			RED		-			12	J1		
27			YEL		-			10	J3		
			GRN		-			L			
28			ORN		-			11			
			GRN		-			M	J3		SPARE
29			VIO		-			-			NOT USED
			GRN		-			-			
30			BRN		-			-			
			GRN		-			-			NOT USED

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

89769500 01

ELBIT COMPUTERS LTD A SUBSIDIARY OF <b>CONTINENTAL DATA</b>				CODE IDENT.		SHEET 5		WL		DOCUMENT No. 89805300	REV. 02
PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
31	5	24	VIO	SEE ASSY. DWG.	-	TAPE	1,2	-		12	NOT USED
32			BRN		-			-			
			ORN		-			-			
33			BRN		-			-			
			YEL		-			-			
		24	BRN		-	TAPE		-			NOT USED
1	6	22	BRN	SEE ASSY. DWG.	3	UPPER	1,2	R	J1	12	LOAD POINT
			BLK		4			14			GND
2			RED		9			M			ON LINE
			BLK		10			11			GND
3			ORN		13			E			SYNC REVERSE COM
			BLK		14			5			GND
4			YEL		17		C				SYNC FWD COM
		22	BLK		18	UPPER		3	J1		GND

9-6

ET-5103

PRINTED IN ISRAEL

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

ELBIT COMPUTERS LTD A SUBSIDIARY OF <b>ELBIT DATA</b>			CODE IDENT.		SHEET 6		WL		DOCUMENT No. 89805300		REV. 02
PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION		ACCESS FIND No.	REMARKS
5	6	22	GRN	SEE ASSY. DWG.	19	UPPER	1,2	18	J1	12	SELECT 2
			BLK		20	↑		8	↑		GND
6		↑	BLU		21			A			SELECT 1
			BLK		22						8
7			VIO		27			J			SELECT 0
			BLK		28						8
8			GRY		29			P			FILE PROTECT
			BLK		30						13
9			WHT		33			U			END OF TAPE
			BLK		34						17
10			RED		37			K			SET WRITE STATUS
			BRN		38						9
11			ORN		43			T			READY
			BRN		44						16
12			YEL		45			F			DATA DENSITY IND
			BRN		46						6
13			GRN		49			V			SELECT 3
			BRN		50						8
14		↓	BLU		-	↓		S	↓		+5V SPARE
			BRN		-			UPPER			S
											)} TWISTED PAIR

89769500 01

ELBIT COMPUTERS LTD  
A SUBSIDIARY OF



CODE IDENT.

SHEET 7

WL

DOCUMENT No.

89805300

REV.

02

TABLE 9-1. EXTERNAL CABLE WIRE LIST (CONT'D)

PAIR CONDUCTOR IDENT.	FIND No.	GAUGE (REF.)	COLOR (REF.)	LENGHT (APPROX.)	CONTINENTAL ORIGIN		ACCESS FIND No.	ELCO DESTINATION	ACCESS FIND No.	REMARKS	
15	6	22	V10	SEE ASSY. DWG.	-	UPPER	1,2	-	12	NOT USED	
			BRN	-	-	-	-	-	-	-	
16			GRY	-	-	-	-	-	-	-	
			BRN	-	-	-	-	-	-	-	
17			WHT	-	-	-	-	-	-	-	
			BRN	-	-	-	-	-	-	-	
18			ORN	-	-	-	-	-	-	-	
			RED	-	-	-	-	-	-	-	
19			YEL	-	-	-	-	-	-	-	-
			22	RED	-	-	-	UPPER	-	-	NOT USED

8-8