APPLICATION			REVISIONS				
NEXT ASSY	USEDON	APPROVED	DATE	0.0110.0110.0110.0110.0000.0000.0000.0	DESCRIPTION		REV
4 kg	1			PCN	31767		A
-		a. Howe	1-17-84	PCN	31949	•	B
•		T. Morgan	2-23-84	PCN	32034		C
, _		TTALgan	6/12/32	ECN	32289	4	Ď
•				· ·	· · · · · · · · · · · · · · · · · · ·		

TECHNICAL MANUAL

NS23C

256KB MEMORY

	BY H. Prifamli // DATE	TITLE	NS23C Technical Manual	/
-	CHK Sale 1) Three)			
	APPD			
	APPD			
ET NOT		SIZE	DWG NO	REV
National Semiconductor Corporation		Α	420010105-001	D
Sak 3	2500 Semiconductor Brive, Santa Clara, Calif. 85051		SHEET _ 1_ C	or <u>52</u>
423300008 8018				

Reliability	and	Maintainability

CHAPTER II THEORY AND OPERATION

GENERAL DESCRIPTION

CHAPTER I

Introduction

Timing

Dimensions

Memory Capacity

Modes of Operation

Power Requirements

Mechanical Description

Environmental Specifications

1.1

1.2

1.3

1.4

1.5

1.6

1.7

1.8

1.9

2.0 General 9 2.1 9 Interface Specifications 9 2.2 Interface Signals 2.2.1 Control Signal Description 10 2.2.2 Output Signal Description 11 12 2.2.3 Extended Address Lines 2.2.4 Bidirectional Signals 13 13 2.3 I/O Connector Pin List 2.4 Timing 15 2.5 23 Memory Card Options 2.5.1 Parity Generation and Checking 23 2.5.2 Extended Address Space 23 2.5.3 Reserved I/O Space 24 2.5.4 Block Mode Transfers 24 24 2.5.5 Battery Backup 24 Control and Status Register 2.6

A	420010105-001			
CALE	SHEET	2	OF	5
				1. J. T. S.

TABLE OF CONTENTS

PAGE

5

5

6

6 7

7

7

8

8

τ 2 ²⁷	Santa Clara, California 95051	SCALE	SHEET 3 OF	5
2	National Semiconductor Corporation 2900 Semiconductor Drive	A	420010105-001	
~		•		
5.1	Troubleshooting		52	
5.0	General		52	
CHAPTE	ER V MAINTENANCE			
4.10	11/23 Plus System Diagnostics		49	
4.9	Running VMSA		45	
4.8	VMSA		44	
4.7	Running ZMSD		42	
4.6	ZMSD		41	
4.5	Running ZQMC		40	
4.4	ZQMC		39	
4.3	Running ZKMA		38	
4.2	ZKMA		37	
4.1	General		37	
CHAPT	ER IV DIAGNOSTICS AND TROUBLESHOOTI	NG		
3.1 <u>2</u>	Installing the NS23C		36	
.3.11	Block Mode -		29	
3.10	Battery Backup		29	
3.9	Internal/External Refresh		29	
3.8	Parity Detection		28	
3.7	I/O Page Size Selection		28	
3.6	CSR Address Selection		28	
3.5	Memory Size Selection		28	
3.4	Starting Address Selection		27	
3.3	System Verification		27	
3.2	Unpacking and Inspection		27	
3.1	Tools Required		27	
3.0	General		27	

TABLES AND FIGURES

TABLI				PAGE		
1-1	Access and Cycle Timing		6			
1-2	Power Requirements		7			
1-3	Dimensions			7		
0.1				· · · ·		
2-1	Input Control Signals			9		
2-2	Output Control Signals			11		
2-3	Extended Address Signals		•	12		
2-4	Bidirectional Signals			13		
2-5	I/O Connector Pin List			14		
3-1	Starting Address Selection			31		
3-2	Address Range Selection			32		
3-3	CSR Address Selection			32		
3-4	Memory Size			33		
3-5	-5 Extended Address Selection					
3-6	Jumper Definitions			34		
4-1	NS23C Bit Locator Chart			48		
4-2	11/23 Plus Diagnostic/Bootstrap			49		
FIGUR				PAGE		
2-1	DATI Bus Cycle Timing (Read)			16		
2-2	DATO, DATOB Bus Cycle Timing (Write,	Write/E	Svte)	17		
2-3	DATIO and DATIOB Bus Cycle Timing (Re			18		
2-4	DATBI Bus Cycle Timing (Read Block)		•	19		
2-5	DATBO Bus Cycle Timing (Write Block)			20		
2-6	Block Diagram			21		
2-7						
2-8	8 CSR Bit Assignment 24					
3-1	NS23C Assembly Drawing 30					
4-1	4-1 NS23C RAM Locations 47					
5-1	Module Orientation			52		
×.	National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051	A	4200101	.05-001 SHEET 4	OF 52	D

-

0007-001C

CHAPTER I GENERAL DESCRIPTION

1.1 INTRODUCTION

The NS23C Memory Card is an add-in memory for Digital Equipment Corporation (DEC)* LSI Microcomputer Systems.

The card has been designed to be mechanically and electrically compatible with the LSI-11, LSI-11/2, MICRO/PDP-11, MICRO/VAX, LSI-11/23, and LSI-11/73 systems. The NS23C is compatible with DEC MSV11-L series semiconductor memory modules, and can be installed in the H9270, H9281, H9273-A, DDV11-B or the H9275 and H9276 backplanes.

On board features include battery back up, 18 to 22 bit address decode, control and status register (CSR) for parity error control and block mode transfers.

1.2 MEMORY CAPACITY

The standard memory capacity of the NS23C is 131,072 words by 18 bits (128KW x 18 bits) with optional capacities available from a minimum of 65,536 words by 18 bits (64KW x 18 bits) to a maximum of 131,072 words by 18 bits (128KW x 18 bits).

The starting address of the NS23C can be assigned anywhere within the LSI-11 128KW address space (in 4KW increments), or within the LSI-11 2MW address space (in 4KW increments) if extended addressing is implemented.

* DEC, MICRO/PDP-11, MICRO/VAX, LSI-11, and PDP are trademarks of Digital Equipment Corporation.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Α	420010	105-001	L
SCALE		SHEET	5

1)

OF 52

 ~~~~	7-001	-
	/ • UN I	

#### 1.3 Modes of Operation

The memory card is capable of operating within the five modes required by the LSI-11 systems as follows:

- A) Read (DATI)
- B) Write (DATO, DATOB)
- C) Read/Modify/Write (DATIO/DATIOB)
- D) Read Block (DATBI)
- E) Write Block (DATBO)

The Read and Block modes operate on the full 16 bit memory word. The Write modes can operate on either the full word (16 bits) or on a byte (8 bits). The memory card provides its own refresh timing and addressing.

#### 1.4 Timing

The NS23C access and cycle time characteristics are defined in Table 1-1. Read (DATI) access time is defined as internal SYNC H to RPLY H with 25ns from SYNC H to DIN H. Write (DATO) access time is defined as internal SYNC H to RPLY H with 50ns from SYNC H to DOUT H. Cycle time is defined as SYNC H to SYNC H at the maximum speed that the memory will operate. A delay of up to 500ns can be added to the cycle times if a memory cycle is requested during a REFRESH operation.

	BUS CYCLE  ACCESS TIME CYCLE TIME
MEMORY FUNCTION	TYPE   (MAX)   (MAX)
Read	DATI   50ns   450ns
Write	DATO(B)   50 ns   450ns
Read / Modify / Write	DATIO(B)   <b>5</b> 00ns   925ns
Read Block	DATBI   50ns   450ns
Write Block	DATBO   <b>5º</b> ns   <b>45º</b> ns

Table 1-1. Access and Cycle Timing

NOTE: Timing values taken at bus receiver outputs and bus driver inputs.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A	<b>4200</b> 10
SCALE	

20010105-001

D

**OF** . 52

#### 1.5 Power Requirements

SUPPLY VOLTAGE	1	TYPICAL	1	MAXIMUM	
+5V ± 5%	1	1.3A	1	1.5A	
+5VBB ± 5%		1.0A	Ι	1.1A	
Table 1-2. P	0	wer Requi	ir	ements	-

Table 1-2 shows the power specifications for the NS23C memory module.

#### **1.6** Mechanical Description

The NS23C is a "Dual" size module and conforms to the "Quad High" DEC backplane specification. The memory card is completely contained on one multilayer printed circuit board and is designed to plug directly into standard LSI-11 backplane/cardguide assemblies and the DDV11-B ("Hex") expansion unit.

-- CAUTION --

| DO NOT ATTEMPT TO INSTALL THE NS23C IN AN ADAC 1000 BACKPLANE. | THIS UNIT IS NOT COMPATIBLE WITH NEWER LSI-11 SYSTEMS FOR MEMORY | EXPANSION.

IF THE DDV11-B EXPANSION BACKPLANE IS USED, THE NS23C MUST BE INSERTED INTO THE A, B, C, AND D ROWS.

#### 1.7 Dimensions

Table 1-3 illustrates the dimensions of the NS23C memory module.

PCB Thickness	.056 Inches				
PCB Width	5.187 Inches				
PCB Length	8.93 Inches				
Max. Component Height	.375 Inches				
Total Thickness Max.	.490 Inches				
Table 1-3. Dimensions					

Table 1-3. Dimensions



- 5

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

SCALE	-	SHEET	7	OF	52	2
Α	420 <b>0</b> 101	05-001				D.

#### 1.8 Environmental Specifications

The NS23C memory card will operate under the following environmental conditions:

Temperature = 0° to 55°C Humidity = 10% to 90% (No condensation)

#### **1.9** Reliability and Maintainability

The NS23C was designed to the best commercial standards of workmanship. Reliable service is ensured by a high degree of testing conducted over the operating temperature spectrum.

The maintainability of the NS23C is enhanced by the facts that no timing adjustments are required and all RAMS are installed in sockets for easy field failure replacement.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A	
SCALE	

420010105-001 SHEET 8 L

## CHAPTER II THEORY AND OPERATION

#### 2.0 General

This section describes the theory and operation of the NS23C memory module in the LSI-11 system.

#### 2.1 Interface Specification

#### Bus Receivers

Input Low Voltage	1.3V Maximum
Input High Voltage	1.7V Minimum

Maximum input current when connected to 3.8V is 80uA even if no power is applied.

#### **Bus Drivers**

Output low voltage when sinking 70mA is .7V maximum.

Output high leakage current when connected to 3.8V is 25uA even if no power is applied.

#### 2.2 Interface Signals

Table 2-1 lists the input control signals.

				the second se
	SIGNAL NAME		CONNECTOR PIN	
1	BDOUT L	1	AE2	I
I	BDIN L	1	AH2	I
I	BSYNC L	1	AJ2	I
I	BWTBT L	I	AK 2	1
۱	BBS7 L	I	AP2	J
I	BDCOK H	I	BA1	I
1_	BINIT L		AT2	_
	Table 2 1	Toout	Control Signala	

Table 2-1. Input Control Signals

SCA



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

	420010105-001				
LE	SHEET 9 OF 52	2			

The NS23C memory presents one standard bus load to the LSI-11 bus for each signal.

#### 2.2.1 Control Signal Description

* BDOUT L (AE2)

This signal, when asserted, indicates that valid data is available on BDALO-15 and that an output transfer is taking place.

* BDIN L (AH2)

This signal, when asserted along with BSYNC, indicates that an input transfer is taking place and that the selected slave device is required to respond by asserting BRPLY and placing data on BDAL 0-15.

* BSYNC L (AJ2)

This signal, when asserted, indicates that a valid address is on the bus. When the address is in the operating range of the memory module, BSYNC will also initiate a memory cycle. The type of memory cycle will be determined by BDIN, BDOUT and BWTBT. BSYNC will remain asserted until the transfer is completed.

If BBS7 is asserted, then a CSR Read or Write cycle will occur if CSR address recognition occurred.

* BWTBT L (AK2)

This signal, when asserted during the leading edge of BSYNC, indicates a write cycle (DATO, DATBO, or DATOB) is to be executed. If asserted during the duration of BDOUT, a byte write (DATOB or DATIOB) will take place. The byte to be written is determined by the state of BDALO during the leading edge of BSYNC. BDALO = 0 indicates byte 0; BDALO = 1 indicates byte 1.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

420010105-001

D

#### * BBS7 L (AP2)

This signal, when asserted during the leading edge of BSYNC indicates an I/O operation is requested. If address bits 1-12 match the CSR address, then a CSR read or write cycle will occur. During DATBI transfers, the bus master asserts this signal with the first data transfer until the last transfer to indicate to the slave that there will be subsequent transfers.

* BDCOK H (BA1)

This signal goes active high 3ms min. after DC is applied. It falls low 5us min. before DC voltages are out of tolerance.

It prevents the memory card from being selected during power-up or power-down sequences or while in the battery back-up mode.

* BINIT L (AT2)

This signal is used to reset the CSR register.

#### 2.2.2 Output Signal Description

Table 2-2 lists the output control signals.

	SIGNAL NAME		CONNECTOR PIN	_
I	PARERR	I	AC1 (BDAL 16)	1
۱	ERROR ENABLE	I	AD1 (BDAL 17)	۱
I	BRPLY L	I	AF2	۱
_	BREF L		AR1	_

Table 2-2. Output Control Signals

* PARERR (AC1, BDAL16)

BDAL 16 is used to indicate memory parity error.

- * ERROR ENABLE (AD1, BDAL 17)
- BDAL 17 is the memory error ENABLE line.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

 $\mathcal D$ 

:52

OF

#### * BRPLY L (AF2)

This signal is asserted in response to a memory cycle request. During write cycles (DATO,DATBO,DATIO), RPLY indicates acceptance of data from the bus. During read cycles, (DATI, DATBI,DATIO), RPLY indicates that valid data will be on the bus within 125ns and will remain until RPLY is negated.

#### * BREF L

This signal is used by the slave device to indicate to the master if it can accept any more transfers in the block mode. By negating it during RPLY Time indicates that no more transfers can be accepted during the present block mode transfer.

#### 2.2.3 Extended Address Lines

Table 2-3 shows the extended address signals. If used, they are decoded in the Address selection circuity of the NS23C.

1_	SIGNAL NAME		CONNECTOR PIN	
1	BDAL 18 L	1	BC1	1
I	BDAL 19 L	I	BD1	1
I	BDAL 20 L	Ι	BE1	I
1_	BDAL 21 L		BF1	_

Table 2-3. Extended Address Signals



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

420010105-001

SHEET 12 OF 52

D

423300007-001C

SCALE

2.2.4 Bidirectional Signals

I_	SIGNAL NAME	1	CONNECTOR PIN	
1	BDAL OL	1	AU2	
I	BDAL 1 L	I	AV2	
1	BDAL 2 L	I	BE2	
I	BDAL 3 L	I	BF2	
I	BDAL 4 L	Ι	BH2	
I	BDAL 5 L	I	BJ2	
1	BDAL 6 L	I	BK2	
I	BDAL 7 L	I	BL2	
I	BDAL 8 L	I	BM2	
I	BDAL 9 L	I	BN2	
1	BDAL 10 L	I	BP2	
1	BDAL 11 L	Ι	BR2	
I	BDAL 12 L	I	BS2	
I	BDAL 13 L	I	BT2 I	
Ι	BDAL 14 L	I	BU2	
	BDAL 15 L	1	BV2	
1	BDAL 16 L	I	AC1 I	
١	BDAL 17 L	1	AD1	

The bidirectional signal lines provide the memory card with address and data information and are illustrated in Table 2-4.

Table 2-4. Bidirectional Signals

These lines are time-multiplexed between the address and data in/out during any externally requested memory cycle. The NS23C interprets the information on these bidirectional lines to be an address if it occurs -75 to +25ns around the leading edge of BSYNC. At all other times the signals are translated to be either data into or data out of the card.

## 3 I/O Connector Pin List

The I/O connector pin list for the NS23C memory card is given in Table 2-5.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Α	420010105-001				
SCALE	SHEET 13 OF .5				

• . • •

Component Side	Pin		Pin	Solder Side
		ł		
A Connector		1		
	A1		A2	+5 Volts
	B1	I	B2	
BDAL16 L	C1	. 1	C2	Ground
BDAL17 L	D1	I	D2	
	E1	1	E2	BDOUT L
	F1	1	F2	BRPLY L
	H1	I	H2	BDIN L
Ground	J1	I	J2	BSYNC L
	К1	I	К2	BWTBT L
	L1	I	L2	
Ground	M1	1	M2	BIAKI L
	N1	1	N2 -	BIAKO L
	P1	1	P2	BBS7 L
	→ R1	I	R2	BDMGI L
BREFL	S1	1	S2	BDMG0 L
Ground	T1	1	T2	BINIT L
	U1	1	U2	BDALOO L
	V1	ł	V2	BDAL01 L
		1		



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

SCALE

420010105-001

423300007-001C

SHEET 14 OF 52

D

Component Side	Pin		<u>Pin</u>	Solder Side
		I		
B Connector		1		
		1		1
BDCOK H	A1	I	A2	+5V Volts
	B1	. 1	B2	
BDAL18L	C1	1	C2	Ground
BDAL19L	D1	I	D2	1
BDAL20L	E1	1	E2	BDAL02 L
BDAL21L	F1	· •	F2	BDALO3 L
1	H1	1	H2	BDAL04 L
Ground	J1	1	J2	BDAL05 L
	K1	1	K2	BDALO6 L
	L1	1	L2	BDAL07 L
Ground	M1	1	M2 ·	BDALOB L
1	N1	I	N2	BDAL09 L
1	P1	1	P2	BDAL10 L
1	R1	1	R2	BDAL11 L
<b>I</b>	S1	1	52	BDAL12 L
Ground	T1	I	T2	BDAL13 L
1	U1		U2	BDAL14 L
+5 Volts	V1	1	V2	BDAL15 L
1		1		

Table 2-5 (Cont.) I/O Connector Pin List

### 2.4 Timing

Timing for the NS23C is provided by a 200ns delay line which is triggered by the read/write and refresh flip-flops.

Figures 2-1 through 2-5 depict the data transfer operations of the NS23C. A block diagram of the NS23C is represented by Figure 2-6, and Figure 2-7 indicates the external refresh timing waveform.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A	420
SCALE	

0010105-001

**SHEET** 15

OF

D

52



NOTES:

1. Timing shown at Bus Driver Inputs and Bus Receiver Outputs

2. Signal name prefixes are defined below:

T. Bus Driver Input

R. Bus Receiver Output

3. Don't care condition

4. All timing given in nanoseconds.

Figure 2-1 - DATI Bus Cycle Timing (Read)



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

SCALE		SHEET	16
A	<b>4</b> 20 <b>0</b> 10	105-001	

D

52

OF

423300007-001C

•



NOTE:

Timing shown at Bus Driver inputs and Bus Receiver Outputs.
 Signal name prefixes are defined below:

 T. Bus Driver input
 R. Bus Receiver Output

3. Don't care condition

. .

Figure 2-2 - DATO, DATOB Bus **Cycle** Timing (Write, Write/Byte)

SC

X.

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

ALE	SHEET	17	OF	52
	420010105-0	01		

 $\mathcal{D}$ 



NOTE:

ł

1. Timing shown at Bus Driver Inputs and Bus Receiver Outputs

2. Signal name prefixes are defined below:

T. Bus Driver Input

R. Bus Receiver Output

3. Don't care condition

4. All timings are given in nanoseconds

Figure 2-3 - DATIO and DATIOB Bus Cycle Timing (Read-Modify-Write)



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Α	4200101	05-001			$\mathcal{D}$
SCALE		SHEET	 OF	5	2

423300007-001C



- T (Drive) +T (Prop) +T (Receive) +T (Delay)
- +T (Drive) +T (Prop) +T (Receive)
- t5 = R RPLY to Data (200ns Max.)
- t6 = R RPLY to T DIN (200ns Min.)
- t7 = T DIN to R RPLY
  - T (Drive) +T (Prop) +T (Receive) +T (Delay)
  - +T (Drive) +T (Prop) +T (Receive)
- t8 = R RPLY to Data (Ons Min.)
- t9 = R RPLY to T DIN (150ns Min.)

T Cell = t4+t6+t7+t9 - Since t6 must be >t5 for master to have valid data and t9>t8

Figure 2-4 - DATBI Bus Cycle Timing (Read Block)



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Α	<b>4</b> 20 <b>0</b> 10	-			
SCALE		SHEET	19	OF	52
			1.1.250 B.S.S.		- 4



t1 = Address to T Sync (150ns Min.) (100ns Min.) t2 = Address Hold t3 = Data to T DOUT(100ns Min.) t4 = T DIN to R RPLYT (Drive) +T (Prop) +T (Receive) +T (Delay) +T (Drive) +T (Prop) +T (Receive) t5 = R RPLY to T DOUT(150ns Max.) t6 = T DOUT to R RPLY= T (Drive) +T (Prop) +T (Receive) +T (Delay) +T (Drive) +T (Prop) +T (Receive) t7 = R RPLY to T DOUT(150ns Min.) T Cell = t3+t4+t5+t6+7 - Since t3<t7

Figure 2-5 - DATBO Bus Cycle Timing (Write Block)



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Α	4	20 <b>0</b> ]	L0105-0	001			D	
SCALE			SHEET	20	OF	52		
					1			



Figure 2-6 Block Diagram



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Α	
SCALE	

420010105-001

SHEET 21

D

52

OF



Figure 2-7 External Refresh Timing



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A SCALE

420010105-001 SHEET 22 OF  $\mathcal{D}$ 

52

423300007-001C

#### 2.5 Memory Card Options

The NS23C memory module contains the following options:

- A) On-board Parity Generation and Checking (CSR)
- B) Extended Address Space Operation
- C) Reserved I/O Space
- D) Block Mode Transfers
- E) Battery Backup

#### 2.5.1 Parity Generation and Checking

Provisions have been made on the card for On-board parity generation and checking. A parity bit, plus a parity generator and checker is added per byte. Parity is generated on a byte basis on all write cycles (DATO). Parity is checked on all read cycles (DATI) on a byte basis.

Indication of a parity error on either byte is provided by a parity error signal gated onto the BDAL16 L and BDAL17 L bus lines, which is read by the processor during the memory read DATI cycle.

The parity circuitry can be functionally checked by setting CSR Bit 2 which causes incorrect parity during a DATO cycle and checking the resulting parity error signal during a subsequent DATI cycle at the same address.

A red LED near the module handle indicates that a parity error has occurred.

#### 2.5.2 Extended Address Space

The NS23C is capable of operating with 18 bit addressing or 19, 20, 21 or 22 Bit (extended) addressing. Refer to Table 3-5 for jumper settings.

SC



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

	0105-00		
ALE	SHEET	23	OF

D

.52

123300007-001C

#### 2.5.3 Reserved I/O Space

On-board I/O page selection can be configured for 1KW, 2KW or 4KW. Refer to Table 3-6 for jumper placement. Bus Bank Select Seven (BBS7 L) deselects memory during I/O operations and determines if CSR address selection occurs.

#### 2.5.4 Block Mode Transfers

This function allows up to a maximum of 16 data transfers for one address translation. The NS23C contains the counter and necessary circuitry for Block Mode control. Block Mode operation can only be performed on full (16 bit) words. Note: The LSI-11 and LSI-11/2 do not have Block Mode capability and therefore cannot utilize Block Mode transfers.

#### 2.5.5 Battery Backup

This optional feature can be utilized in LSI-11 systems where a battery backup system for the semiconductor memory has been implemented by the user. The +5V battery backup voltage pins on the NS23C are compatible with DEC memory specifications. Table 3-6 shows the jumpers associated with battery backup.

#### 2.6 Control and Status Register

The NS23C Control and Status Register (CSR) allows program control of certain parity functions and contains diagnostic information if a parity error has occurred. The CSR is assigned a Q-Bus address and can be acessed by a bus master. Figure 2-8 illustrates the CSR bit assignment and a description of each bit follows.



Bits 1,3,4 12,13

#### Not Used

These bits are not used and are always read as logical O's. Writing into these bits has no effect on the CSR.

Bit O

Parity Error Enable

If a parity error occurs during a DATI, DATBI, DATIO(B) cycle, and bit O is set to a I, then BDAL 16 and BDAL 17 will be asserted on the bus simultaneously with data. This is a read/write bit reset to zero by INIT L.

Bit 2

#### Write Wrong Parity

If this bit is set to 1 and a DATO, DATBO, DATIO, DATIOB or DATOB cycle to memory occurs, wrong parity data will be written into the parity RAMs. This bit may be used to check the parity error logic as well as failed address information in the CSR. Bit 2 is a read/write bit reset to zero by INIT L.

#### Bits 05-11

#### Error Address

If a parity error occurs on a DATI, DATBI or DATIO(B) cycle, then A11-A17 are stored in CSR bits 5-11 and bits A18-A21 are latched. CSR bit 14 = 0 allows the logic to pass A11-A17 to the LSI-11 bus. CSR bit 14=1 places A18-A21 in CSR bits 5-8.

The parity error address locates the parity error to a 1K segment of memory. These are read/write bits and are not reset by INIT L. If a second parity error is encountered, the new failed address will be stored in the CSR.

Ń

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A	
SCALE	

420010105-001

SHEET 25

OF

D

52

423300007-001C

Bit 14

Extended CSR Read Enable

When bit 14 is set to a O, either the read/write register (if no parity errors have been detected) or the contents of the primary error address register (containing A11-A17) can be read on CSR bits O5-11. When bit 14 is set to a 1, the contents of the backup address register will be read on CSR bits O5-11.

Bit 15

#### Parity Error Indication

If a parity error occurs on a DATI or DATIO(B) cycle, this bit will be set to a 1. This is a read/write bit and is reset to 0 by BUS INIT.

Ż

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Α	
SCALE	

420010105-001

SHEET 26 OF 52

D

## CHAPTER III INSTALLATION

#### 3.0 General

This chapter contains the basic information necessary for installing the NS23C memory card into DEC LSI-11 compatible systems.

#### 3.1 Tools Required

No special tools are required for installation. However, a pair of needle nose pliers will aid in installing or removing the slip-on configuration jumpers.

#### 3.2 Unpacking and Inspection

Carefully unpack the memory module and visually examine for damage, especially broken, bent or dented parts.

-- CAUTION --

DO NOT ATTEMPT TO INSTALL OR OPERATE | MEMORY IF PHYSICAL DAMAGE IS APPARENT.| CONTACT NATIONAL SEMICONDUCTOR FOR | INFORMATION.

#### 3.3 System Verification

All system exercisers should be run to verify system integrity prior to NS23C installation. Any problems should be noted and corrected before proceeding with the installation of the memory card.

#### 3.4 Starting Address Selection

The starting address of the NS23C can be set to any 4KW boundary within either the LSI-11 128KW or 2,048KW address range. Refer to Table 3-1 for starting addresses in the 128KW range. For starting addresses in the



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

SCALE	4200101	05-001 SHEET 27	<b>OF</b> .52	
Δ				D

2,048KW range, Table 3-2 must also be used. When selecting a starting address in the 2,048KW range, extended addressing must be configured on the NS23C and available on the CPU bus. Jumpers W47-50 control extended address selection. Refer to Table 3-5 for placement.

Refer to Figure 3-1 for the NS23C assembly drawing which details the jumper placement.

#### 3.5 Memory Size Selection

The memory size of the NS23C may be set from a minimum of 8KW to a maximum of 128KW in 8KW increments. Refer to Table 3-4 for jumper assignments.

#### 3.6 CSR Address Selection

The Control and Status Register (CSR) on the NS23C can be assigned to one of eight locations, from 17772100 to 17772116. Refer to Table 3-3 for jumper settings. The CSR may be enabled by installing W27 and removing W28.

#### 3.7 I/O Page Size Selection

Jumpers W36 and W37 control I/O page size. Refer to Table 3-6 for the correct setting of these jumpers.

#### 3.8 Parity Detection

Parity can be disabled by installing W35 which will inhibit parity enable (BDAL 17) from being asserted when a parity error is detected. This function is independent of the CSR parity functions and will override the CSR. Refer to Table 3-6.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

P		
SCA	LE	

420010105-001

#### 3.9 Internal/External Refresh

Either internal or external refresh may be selected on the NS23C. In standard LSI-11 systems internal refresh should be selected. Refer to Table 3-6 for jumper placement.

#### 3.10 Battery Back-Up

Battery back-up may be installed on the NS23C in systems where a battery back-up system has been implemented by the user. Refer to Table 3-6 for jumper placement.

#### 3.11 Block Mode

Block Mode transfers may be implemented for those systems capable of supporting this feature. Refer to Table 3-6 for jumper selection.

#### -NOTE-

Older DEC LSI Systems that incorporate the LSI-ll or LSI-ll/2 processors do NOT support Block Mode transfers. The NS23C Block Mode feature must be <u>disabled</u> if it is installed in one of these systems.

<u>(</u>]

OF. -- 52

420010105-001

SHEET 29

SCALE

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051



## Starting Address Selection

Table 3-1

TARTING				PERS**	
DDRESS*	W10	W11	W12	W13	W14
OKN	0	0	0	0	0
4KW	I	j D	0	0	0
8KW	0	<ul> <li>I</li> </ul>	0	0	0
12K <b>W</b>	I	I	0	0	0
16KW	0	0	I	0	0
20KW	I	0	I	0	D
24K <b>W</b>	0	I	Ι	0	0
28K <b>W</b>	I	I	I	0	0
32KW	0	0	0	I	0
36K W	I	0	0	I	0
40K W	0	I	0	I	0
44K <b>W</b>	I	I	0	I	0
48KW	0	0	I	I	0
52KW	I	0	I	I	0
56KW	0	I	I	I	0
60K <b>W</b>	Ι	I	Ι	I	0
64K W	0	0	0	0	I
68KW	I	0	0	0	I
72KW	0	I	0	0	I
76K <b>W</b>	I	I	0	0	I
BOKN	0	0	Ī	0	I
84K <b>W</b>	I	0	I	0	I
BBKW	0	I	I	0	I
92K <b>W</b>	I	Ι	I	0	Ι
96K W	0	0	0	I	I
100KW	I	0	0	I	I
104KW	0	I	0	I	I
108K <b>W</b>	I	I	0	I	I
112KW	0	0	I	I	I
116K <b>W</b>	I	0	I	I	I
120KW	0	I	I	I	I
124KW	I	I	I	I	I

In 4K word increments within a 128KW segment of ** 0 = Removememory I = Install



**National Semiconductor Corporation** 2900 Semiconductor Drive Santa Clara, California 95051

Α	
SCAL	E

420010105-001

SHEET 31

 $\mathcal{D}$ 

OF

. 52

18 ) ) ) )
) )
) )
5
-
כ
5
)
)
ו
-
[]
I
[
ſ
•
ĺ
ſ
r
L

# Address Range Selection Table 3-2

22 Bit	18 Bit		JUMPERS*	
CSR Address	CSR Address	W9	WB	W7
17772100	772100	Ī	Ī	Ī
17772102	772102	0	Ι	I
17772104	772104	I	0	I
17772106	772106	0	0	I
17772110	772110	I	I	0
17772112	772112	0	Ι	0
17772114	772114	I	0	0
17772116	772116	0	0	0

* 0 = Remove

ţ.

I = Install

CSR Address Selection Table 3-3

Α

National Semiconductor Corporation 2900 Semiconductor Drive Santa Cla

ara, California 95051		SCALE

420010105-001

D

-----

SHEET 32 OF 52

-

MEMORY		JUM	PERS	
SIZE	W22	W21	W20	W19
	T.	I	I	I
16KW	I	<b>.</b>	I	Ö
2460	I.	I	0	X.
32KW	X.	I	0	0
40KW	т. Т	0	I	п
48KW	r	Û	r	0
56KW	I	0	0	I
64KW	Ĭ.	0	0	0
72KW	0	I	I	r
80KW	0	I	II.	O
88KW	0	I	0	Ι
96KW	0	I	0	0
.04KW	0	0	I	I
12KW	0	0	Ι	0
.20KW	0	0	0	Т
28KW	0	0	0	0

## Table 3-4. Memory Size

Table 3-5. Extended Address Selection

Santa	Clara, California 9505	51	SCAL	E	SH	EET	33	QF
2900 5	n <b>ai Semiconductor Co</b> Semiconductor Drive	-	Α	42	0 <b>0</b> 10105			
	I = Install					·		
	* 0 = Remove							
	22-bit	I	I	I	I			
	21-bit	I	I	0	I			
	20-bit	I	I	0	0			
	19-bit	I	0	0	0			
	18-bit	• 0	0	0	0			
	ADDRESS TYPE	W47	W48	W49	<u>W50</u>			
1			JOMPE	RST		Ϋ́		

Santa Clara, California 95051

A	420010105-001				
CALE		SHEET	33	OF 52	
				Second State States and States	17

300007-0010

## Jumper Definitions

Table 3-6

....

		2900 Semic	emiconductor Corpo conductor Drive a, California 95051	oration	A		.0105-00		OF
		National S	miconductor Corre						
	W29		NOT USED	. '					
. •	πLU		CON DISONIE			SR enable			
	W28		CSR Disable			SR disabled SR disable			
	W27		CSR Enable			SR enabled			
	W23-W24		Factory Installed	i – Do No	t Alte	er			
	W19-W22		Memory Size Selec	t :	See Ta	able 8-4.			
	W10-W18		Start Addr Select		See Ta	able 8-2 and	8-3.		
	W7-W9		CSR Address		See Ta	able 8-5			
				.	R = BR	REF L inhibit	select		
	W6		Refresh		I = BR	REF L not inh	ibit sele	ect	
	W5		Refresh			REF L inhibit REF L not inh		ect	
	<b>W</b> 4		Refresh			xternal refre nternal refre			
					R = E>	xternal refre	sh		
	W3		Refresh		I = Ir	nternal refre	sh		
			Durup			on battery ba			
	W2		Battery Backup			attery backup			
	W1		Battery Backup			on battery ba attery backup			
	JUMPER		PURPOSE		CONFT	GURATION			

SCALE

SHEET 34 OF

52

#### Jumper Definitions (Cont.)

Table 3-6

JUMPER	PURPOSE	CONFIGURATION
<b>W</b> 30	Block Mode Disable	I = Block Mode Disable R = Block Mode Enable
W31	Block Mode Enable	I = Block Mode Enable R = Block Mode Disable
W32	Factory Test Only	Remove
W33	Factory Test Only	Install
W34	Factory Test Only	Remove
W35	Parity	I = Parity Enable Disabled R = Parity Enable Enabled
<b>W</b> 36	I/O Page	I = 1KW I/O Page R = 4KW or 2KW I/O Page
W37	I/O Page	I = 1KW or 2KW I/O Page R = 4KW I/O Page
W38-W46	Factory Configuraton D	nly — Do Not Alter
W47-50	Extended Address	See Table 3-5

Ż

-

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

420010105-001

- 6- N

SHEET 35

OF

52

-----

#### 3.12 Installing the NS23C

A) Halt the operating system, if running.

B) Set all peripherals to the "unload" condition.C) Turn system power off.

CAUTION DO NOT ATTEMPT TO INSTALL OR REMOVE MEMORY MODULES WITH DC POWER APPLIED TO THE BACKPLANE. DAMAGE TO THE MEMORY OR OTHER MODULES MAY OCCUR.

- D) Verify jumper configurations for starting address, CSR address, memory size, and other options. Note that all existing system memory must be considered before setting the starting address of the NS23C.
- E) Install memory module carefully into the selected slot. Insure that the component side faces the correct direction and the module is aligned in the card guides. Caution should be taken not to allow components to rub adjacent modules. Press FIRMLY when module engages backplane connectors, and check to be sure module is seated properly.
- F) Turn system power "on".
- G) Run memory diagnostics. Refer to Chapter IV for diagnostic information.

#### *** NOTE ***

On systems using the KDJ11 (11/73) CPU, cache must be disabled before any memory diagnostic is run. This is done by depositing 14 in the cache control register (Address 17777746).

Ż

423300007-001C

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

1

. . . .

SCALE

SHEET 36 OF 52
# CHAPTER IV DIAGNOSTICS AND TROUBLESHOOTING

# 4.1 General

This section describes how to use the DEC memory diagnostics to troubleshoot and isolate a failure in memory to a faulty RAM. Standard XXDP loading and starting procedures are used on processors with no hardware switch registers; the software switch register will be in location 176.

NDTE: The parity LED will turn on and off during diagnostic testing.

# 4. 2 ZKMA

This diagnostic will test O-256KB of memory on any PDP-11 family computer.

SWITCH SETTING SUMMARY

BIT 15(100000);	SW15=1	HALT ON ERROR
BIT 14(040000);	SW14=1	LOOP ON TEST
BIT 13(020000);	SW13=1	INHIBIT ERROR PRINTOUTS
BIT 12(010000);	SW12=1	ENABLE TESTING ABOVE 28K
BIT 11(004000);	SW11=1	ENABLE PARITY TESTING
BIT 10(002000);	SW10=1	HALT AFTER EACH TEST
BIT 9(001000);	SW9 =1	INHIBIT PROGRAM RELOCATION
BIT 8(000400);	SW8 =1	TYPE FIRST FAILURE IN 4K BANK
BIT 7(000200);	SW7 =1	LONG GALLOP TEST*
BIT 6(000100);	SW6.=1	INHIBIT MEMORY SIZING
BIT 5(000040);	SW5 =1	INHIBIT END PASS PRINTOUTS
BIT 4(000020);	SW4 =1	INHIBIT PRINTOUTS
BIT3-0; SW3-0		BEGINNING TEST NUMBER

CAUTION: The LONG GALLOP TEST will increase test times by a factor of 25!



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Ą	4	ł

20010105-001

SHEET 37

OF

52

SCALE

4.3 Running ZKMA

- 1. Load program ZKMA?? into memory (L ZKMA?? <CR>).
- Select options by setting bits into the switch register. Refer to the above switch settings. Note: Normal switch settings would be bits 11 and 12 set (014000).
- 3. Start program testing (S <CR>).
- 4. A pass with no errors detected will appear similar to the following sample printout:

000000-757777 PARITY TST13 BNK 0 TST13 BNK 1 TST13 BNK 2 TST13 BNK 3 TST13 BNK 4 TST13 BNK 4 TST13 BNK 6 RELOC TST13 BNK 0 END PASS 1

5. The following is an example of a typical error message printout:

LOCATION	GOOD	BAD	PC	ERROR	PASFLG
177210	177777	177776	1625	10	[TSTO]

PASFLG = CONTENTS OF ERROR PASFLG (THIS MAY NOT BE RELEVANT)

Ň

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

Using the above printout as an example, the failure would be found in the address range O-128KB (177210 is between O and 377776). The failing bit would be zero; this is determined by comparing good data with bad data (17777-17776=000001). With this information available, Figure 4-1 can be used in conjunction with Table 4-1 to isolate and replace the failing RAM. The RAM to be replaced in this example would be U12. The PC, Error and PASFLG information are not normally needed to determine the failing RAM and are not needed in this example. If they are needed, refer to the DEC diagnostic listing for ZKMA.

### 4.4 ZQMC

This program has the ability to test memory from address 000000 to 757777, (0-248KB of memory), on any PDP-11 family processor.

#### SWITCH SETTING SUMMARY

BIT	15(100000);	SW15=1	HALT ON ERROR
BIT	14(040000);	SW14=1	LOOP ON TEST
BIT	13(020000);	SW13=1	INHIBIT ERROR PRINTOUTS
BIT	12(010000);	SW12=1	INHIBIT MEMORY MANAGEMENT
BIT	11(004000);	SW11=1	INHIBIT SUBTEST ITERATION
BIT	10(002000);	SW1D=1	RING BELL ON ERROR
BIT	9(001000);	SW9 =1	LOOP ON ERROR
BIT	8(000400);	SW8 =1	LOOP ON TEST IN SWR<4:0>
BIT	7(000200);	SW7 =1	INHIBIT PROGRAM RELOCATION
BIT	6(000100);	SW6 =1	INHIBIT PARITY ERROR DETECTION*
BIT	5(000040);	SW5 =1	INHIBIT EXERCISING VECTOR AREA
BITS	4-0; SW4-0		BEGINNING TEST NUMBER

With parity error detection enabled, a memory failure can cause a parity error. The error printout on a parity error does not type the good data. Thus a bit dropped or picked-up will not be typed as such, therefore it is best to run the program for 1 pass with parity disabled then restart the program with parity enabled.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A	42001
SCALE	
6	

20010105-001

OF

D

52

4.5 Running ZQMC

- 1. Load program ZQMC?? into memory, (L ZQMC?? <CR>).
- Select options by setting bits into the switch register. Refer to the above switch settings. Note: Normal switch settings would be bit 6 set for the first pass (000100), and no bits set for the second pass (000000).
- 3. Start program testing, (S <CR>).
- 4. If there are no errors detected the printout will appear similar to the following format:

KT11 (MEMORY MANAGEMENT) AVAILABLE MEMORY MAP: FROM 000000 TO 757777 PARITY MEMORY MAP: REGISTER AT 172100 CONTROLS FROM 000000 TO 757777 PROGRAM RELOCATED TO 720000 PROGRAM RELOCATED TO 000000 END PASS #1

5. There is a total of 31 types of error reports generated by this program. Some of the key column heading mnemonics are described below for clarity:

PC	-	PROGRAM	COUNTER	<b>NF</b>	FRROR	DETECTION	CODE
10	-	TRUGRAPI	LUUNILI	U	LINION	DETECTION	

V/PC	= VIRTUAL PROGRAM COUNTER. THIS IS WHERE THE ERROR DETECTION
	CODE CAN BE FOUND IN THE PROGRAM LISTING.

P/PC = PHYSICAL PROGRAM COUNTER. THIS IS WHERE THE ERROR DETECTION CODE IS ACTUALLY LOCATED IN MEMORY.

TRP/PC = PHYSICAL PROGRAM COUNTER OF THE CODE WHICH CAUSED A TRAP.

MA = MEMORY ADDRESS

**REG** = **PARITY REGISTER ADDRESS** 

PS = PROCESSOR STATUS WORD

IUT = INSTRUCTIONS UNDER TEST

National Semiconductor Corporation 2900 Semiconductor Drive

Santa Clara, California 95051

420010105-001

SHEET 40

OF

D

S/B = WHAT CONTENTS SHOULD BE (GOOD DATA) WAS = WHAT CONTENTS WAS (BAD DATA)

The following is an example of a typical error message printout:

V/PC	P/PC	MA	S/B	WAS
006300	006300	473732	133732	173732

Using the above printout as an example, the failure would be found in the address range 128Kb-256Kb, (473732 is between 004000000 and 00777776). The failing bit would be bit "14"; this is determined by comparing good data with bad data, (S/B with WAS), and doing an EXCLUSIVE OR of the two, (133732-173732)=040000) and locating the bad octal bit, bit "14". Using Figure 4.1, and referencing Table 4-1, the failing RAM is found to be U15. For error messages that do not display the failing address and good/bad data, refer to the DEC diagnostic listing for ZQMC or call National Semiconductor Memory Systems Technical Support.

#### 4.6 ZMSD

This diagnostic can test up to 4MB of memory and can be run on any PDP-11 or LSI-11 computer system with extended (22 bit) Addressing, Control and Status Register (CSR) capabilities, and at least 128KB of memory.

### SWITCH REGISTER OPTIONS

BIT	15(100000);	SW15=1	HALT ON ERROR
BIT	14(040000);	SW14=1	LOOP ON TEST
BIT	13(020000);	SW13=1	INHIBIT ERROR PRINTOUTS
BIT	12(010000);	SW12=1	INHIBIT RELOCATION
BIT	11(004000);	SW11=1	QUICK VERIFY
BIT	10(002000);	SW10=1	RING BELL ON ERROR
BIT	9(001000);	SW9 =1	LOOP ON ERROR
BIT	8(000400);	SW8 =1	HALT PROGRAM
BIT	7(000200);	SW7 =1	DETAILED ERROR REPORT
BIT	6(000100);	SW6 =1	INHIBIT CONFIGURATION MAP
BIT	5(000040);	SW5 =1	LIMIT MAX ERRORS PER BANK

R.

National Semiconductor Corporatio 2900 Semiconductor Drive Santa Clara, California 95051

on	Α	420010	420010105-001			
	SCALE		SHEET		<b>OF</b> 5	-

BIT 4(000020); SW4 =1 FAT TERMINAL (132 COLUMNS PRINTER) BITS 3-0; SW3-0 TEST MODE

4.7 Running ZMSD

- 1. Load program ZMSD into memory (L ZMSD?? <CR>).
- Select options by setting bits in the switch register. Refer to the above switch settings. Normal switch setting would be all bits off (000000).
- 3. Start program testing (S <CR>).
- 4. The program will start running, size memory, and print out a configuration map. The diagnostic will not fully exercise the memory board whose CSR controls the memory containing the diagnostic.
- 5. In the following example, the configuration map printout for ZMSD is for a system with one NS23C memory board installed as the only memory board in the system (the NS23C is set for 256KB of memory).

### MEMORY CONFIGURATION MAP EXPLANATIONS

BANKS	=	EACH BANK EQUALS 16KW OF MEMORY. EIGHT BANKS WOUULD EQUAL
		128KW OF MEMORY AND BE READ AS 10 OCTAL BANKS.
ERRORS	=	IF THE MEMORY SIZING ROUTINE COULD NOT WRITE 1'S AND O'S IN A
		BANK, A "X" WOULD BE TYPED FOLLOWING THIS HEADING UNDER THE
		FAILING 16K BANK.
1		

**National Semiconductor Corporation** 2900 Semiconductor Drive Santa Clara, California 95051

SCALE

420010105-001

SHEET 42

D.

CPU MAP = THE CPU WAS ABLE TO ACCESS THESE BANKS.

INTRLV = IF INTERLEAVED, THE CSR CONTROLLING ADDRESS BIT 1 IS TYPED.

- MEMTYPE = MEMORY TYPE, L=MSV11-L, P=MSV11-P
- PROTECT = PROGRAM PROTECTED SPACE, WHERE THE DIAGNOSTIC RESIDES, (INDICATED BY A "P"). NO ERRORS ARE REPORTED IN THESE BANKS.
- 6. A good pass will print out "END PASS 1" (for first pass).

Error information; the following is an example of a typical memory data error, error header definitions, and troubleshooting steps.

#### SAMPLE ERROR MESSAGE

PC	BANK	VADD	PADD	GOOD	BAD	XOR	CSR	MTYP	INT	PAT
022134	7	060060	00700060	000000	010000	010000	0	L	-	06
022134	7	060060	00700060	000000	010000	010000	0	L	-	06
022134	7	060060	00700060	000000	010000	010000	0	L	-	06
022134	7	060060	00700060	000000	010000	010000	0	L	-	06

ERROR HEADER DEFINITIONS

- PC = PROGRAM COUNTER BANK = BANK OF MEMORY UNDER TEST VADD = VIRTUAL ADDRESS PADD = PHYSICAL ADDRESS GOOD = DATA EXPECTED BAD = DATA RECEIVED XOR = THE X-ORED VALUE OF THE GOOD AND BAD DATA CSR = CONTROL AND STATUS REGISTER INT = INTERLEAVED PAT = DATA PATTERN USED
  - 7. Listed below are the necessary steps used to troubleshoot and isolate the failing RAM. (Refer to the Sample Error Message).

Determine the bank in memory where the error occurred (BANK 7).

SC



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

	42001010	-		
ALE		SHEET	43	

D

52

OF

Locate the PADD (Physical Address) and record its contents (00700060).

Determine the failing bit(s) by comparing the good data with the bad data and doing an EXCLUSIVE OR (Xor) of the two, or examining the XOR value (D10000) and locating the bad octal bit. This indicates that the failing bit is bit "12". In this example knowing the physical address (PADD) D0700060 and the Xor value 010000 (Data Bit 12) Table 4-1 will indicate the failing RAM. U16 is the RAM in question.

# 4.8 VMSA

This diagnostic is capable of testing up to 4MB of memory and will run on any LSI-11 system with 18-bit or 22-bit addressing and at least 32KB of memory. A Control and Status Register (CSR) can be optionally used for location of a parity error address.

D

OF

52

44

420010105-001

SHEET

SCALE

### SWITCH REGISTER OPTIONS

BIT 15(100000); 9	5W15=1	HALT ON ERROR
BIT 14(040000); S	5W14=1	LOOP ON TEST
BIT 13(020000); 9	5W13=1	INHIBIT ERROR PRINTOUTS
BIT 12(010000); 9	5W12=1	INHIBIT MEMORY MANAGEMENT
BIT 11(004000); S	5W11=1	QUICK VERIFY (NOT USED)
BIT 10(002000); S	5W10=1	RING BELL ON ERROR
BIT 09(001000); 9	5W9 =1	LOOP ON ERROR
BIT 08(000400); 9	5W8 =1	LOOP ON TEST IN SWR <4:0>
BIT 07(000200); 9	5W7 =1	INHIBIT PROGRAM RELOCATION
BIT 06(000100); S	5W6 =1	INHIBIT PARITY ERROR DETECTION
BIT 05(000040); 5	6W5 =1	INHIBIT EXERCISING VECTOR AREA
BITS 04-00 SW	<b>N</b> 04-00	NOT USED



# 4.9 Running VMSA

- 1. Load program VMSA into memory (L VMSA?? <CR>).
- Select options by setting bits in the switch register. Refer to the switch register settings on the preceding page. Normal switch settings would be all bits off (000000).
- 3. Start program testing (S <CR>).
- 4. The program will begin executing, size memory, and indicate the CSR address (if any has been selected).
- 5. In the following example, VMSA has been run on a system with one NS23C installed as the only memory in the system. The on-board CSR of the NS23C has been selected.

CVMSAA

SWR = 000000 NEW = 000000

KT11 (MEMORY MANAGEMENT) AVAILABLE MEMORY MAP: FROM 000000 TO 757777

PARITY MEMORY MAP: PARITY REGISTER AT 772100 CONTROLS FROM 000000 TO 757777 PROGRAM RELOCATED TO 00700000 PROGRAM RELOCATED TO 00000000

END PASS# 1

6. A good pass will print out "END PASS #X", as above.

The following is an example of a data error as detected by diagnostic VMSA:



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A	420010	20010105-001					
SCALE		SHEET	45	OF	52		
		1			5 3.57		

Random D	ata Error (19	5T14)		
V/PC	P/PC	MA	S/B	WAS
<b>01116</b> 0	00011160	00400120	000742	000342

### ERROR HEADER DEFINITIONS

V/PC = VIRTUAL PROGRAM COUNTER P/PC = PHYSICAL PROGRAM COUNTER MA = MEMORY ADDRESS S/B = WHAT MEMORY CONTENTS SHOULD BE WAS = WHAT MEMORY ACTUALLY WAS

7. The failing memory bit can be identified by comparing the <u>S/B 000742</u> and the <u>WAS 000342</u>. An exclusive or of the two values indicates that bit 8 was failing. Using the MA of 00400120 and referring to Table 4-1, the faulty RAM is determined to be U19. Figure 4-1 can be used to locate and replace the RAM.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A	
SCAL	E

420010105-001

SHEET 46

OF

52

D,



Figure 4-1 - NS23C RAM Locations



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

SCALE SHEET 47 OF 52	A	420010105		47		
	SCALE		SHEET	47	OF	52

D

1	ADDRESS RANGE						
1_	DATA BIT	1	0-377776	1	400000-777776		
	0	1	U12	1	U24		
I	1	ļ	์ U11	I	U36	I	
I	2	I	U10	I	U23	۱	
1	3	I	U22	I	U35	۱	
I	4	I	U9	1	<b>U</b> 34	۱	
I	5	I	U21	I	U33	I	
1	6	1	U8	I	<b>U2</b> 0	I	
I	7	I	U7	١	U32	۱	
I	8	I	U6	ł	U19	۱	
I	9	I	U18	1	U31	I	
I	10	1	U5	I	<b>U</b> 30	۱	
1	11	I	U17	I	U29	۱	
I	12	I	<b>U</b> 4	I	U16	I	
I	13	I	U3	I	U28	۱	
I	14	I	U2	I	U15	۱	
I	15	I	U14	1	U27	۱	
I	<b>PO</b> .	I	U1	I	U26	۱	
ł	P1	I	U13	I	U25	1	
١		1				_	
	Table /	1	NCOTO DE	_ · •	easter Chart		

Table 4-1. NS23C Bit Locator Chart



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

A	420 <b>0</b> 1	L0105-00	)1		
SCALE		SHEET	48	OF	52
· <b>s</b> ·		1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 - 1996 -	1.1.1.1.1.1.1.1		

 $\mathcal{D}$ 

423300007-001C

è

# 4.10 11/23 Plus System Diagnostics

If the NS23C memory module is installed in an 11/23 Plus System, a diagnostic/bootstrap ROM provides the necessary test functions. Table 4-2 lists the memory error messages.

# Table 4-2 11/23 Plus Diagnostic/Bootstrap

		Cause of Error
Address of Error	Display (octal)	and Comment
173232	02	Memory Error 2.
		Write address to
		itself
173262	02	Memory Error 3.
		Byte addressing error
173302	02	Memory error in pre-
		memory test
		R2 = failing data
		R3 = expected data
		R5 = failing address
173316	02	Memory error
		Bit 15 set in one of
		the parity CSR's
		(172100-172136).
		Failing memory
		should have the
		parity LED on
•		



**National Semiconductor Corporation** 2900 Semiconductor Drive Santa Clara, California 95051

420010105-001

423300007-001C

100

SHEET 49 OF 52 D

Table 4-2 (Cont.)

			Cause of Error	
Address of Error	Display (octa	<u>11)</u>	and Comment	
173660	02		Memory error in O-	
			2044KW. 22 bit	
			memory test. Commo	חנ
	1 1 1		error halt for six	
			different tests. ]	ſſ
			R3=O, then error in	1
			Test 1-5. Then R4	
			determines failing	
			test.	
			R4 = expected data	
		•	R5 = failing data	
Contents	Test			
of R4	#		Test Description	
		-		
20000-27776	1	Ad	dress Test, Bit 11-D	•
177777	2	Data Test		
000000	3	Dat	ta Test	
072524	4	Ode	d Parity Pattern Test	
125125	5	Byt	te Addressing Test	
R1 bits 11-	)) determine 22 bit -O failing address B -6 failing address B	its 11-0	ress as follows:	
Errore in oddress	uniqueness test T	est obecks	address Bits 21-6 Test	
	equal to 0 then err			
R4 = expect	ed data			
R5 = failir	ng data			
R2 = 22 bit	: failing address Bi	ts 21-6 fai	ling address.	
Bits 5	5-0 are always O			
National Semicon	ductor Corporation			
2900 Semiconduc	tor Drive	<b>A</b> 4:	20 <b>0</b> 10105-001	D.

3

7.97

. . .

173664

173736

02

02

Memory error in prememory address test for locations 0-776

R2 = failing data R5 = failing address and expected data

Memory error 1, Data test failed Test O-30 with MMU off if present

R1 = failing address

R4 = expected data (either 000000 or 177777)

R5 = failing data

Ż

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

SCALE

420010105-001 SHEET 51 OF 52 D

# CHAPTER V MAINTENANCE

# 5.0 General

The memory itself does not require routine maintenance on a regularly scheduled basis. Systems diagnostics should be run from time to time to verify correct operation.

# 5.1 Troubleshooting

In the event problems are encountered:

- Are all power supplies turned on? Verify that +5V is applied to the backplane.
- Is the NS23C and all modules in the system installed with components up as indicated by Figure 5-1.
- Is the DMA priority daisy chain maintained? Verify that there are
  no empty slots between the first and last module.
- 0

Are all system cables properly installed? Check that the cables are connected at each end.



Figure 5-1 Module Orientation



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

SCALE	420010105-		OF 5	2
	420010105-	001		Ð ]

----



÷

TYPE	+5V	+5VB	GN D	
74LS298	16		8	U37,U49
74L5244	20		10	U38
7 <del>4</del> 5240	20		10	U39
74LS373	20		10	U40,U50,U77
74LS193	16		8	USI
PALISCI	20		10	U52
74500	14		7	U65
200NS DELAY-LINE			1,14	U58
745280	14		7	UGI, UG2, UG3, U
745283	16		8	U66, U78
3662	16		8	U72, U73, U74,
8640	16		8	U76
74L5682	20		10	U79
745260	14		7	080
4164		16	8	UI-36
PALIGR8		20	10	U4I
74LS244		20	10	U42
745175		16	8	U43
74LSI25		14	7	U44
74537		14	7	U45 <b>,U46</b>
74LS74		14	7	U47, U48, U57
555		8	ł	U53
74LS374		20	10	U54
74500		14	7	U55, U59
74504		14	7	U56. U71
745132		14	7	U60
74522		14	7	U67
74508		14	7	U68
74532		14	7	U69
74511		14	7	U70
8640		16	8	U8I
3662		16	8	U82, U83

L	AST USED	NOT USED	]									
	U83											
	C46	C34			E THIS DRAWING WITH	OUT NEC A	UTHORIZ.	ATION	-			
	RP7		UNLESS OTHERWI DIMENSIONS ARE TOLERANCES ARE		APPROVALS	DATE 02.07.8	NA'	TIONAL	SEMIC	ONDUCTO	)R (	CORP.
	W50	W25-26,W29,W43-45	XX 1 XXX 1 XXX 1	*	CHRICKED JURGER	1 1 1.		IS23C				
	R12	RI	NATERIAL		APPROVED PLQ.	6-25 84	N	DRAWING NO.	Y MODU	LE		REVISION
	CRI		FINISH		DO NOT SCALE D	RAWING	D		870010 NONE	105-000 SHEET L	) 0F	С 5
	3			2				1				

CAD PRODUCED DRAWING



A







	DO NOT C	OPY, DISPLAY OR USE THIS DRAWING WITHOUT NHC AUTRORIZATION	CAD PRODUCE	
7	ß	5	A	9

