Subject index for papers in Volume 46

Each index entry below is accompanied by an author's name and a page number; the author index contains the title of the paper and the names of coauthors, if any.

			The circuit and physical design of the POWER4 microprocessor	Warnock	27
		_	CMOS		
Subject	Author	Page	Beyond the conventional transistor	Wong	133
Aluminum			Challenges and future directions for the scaling of dynamic random-		
Interconnect opportunities for			access memory (DRAM)	Mandelman	187
gigascale integration	Meindl	245	CMOS design near the limit of	Manacinian	107
Arithmetic and logical unit design			scaling	Taur	213
POWER4 system microarchitecture	Tendler	5	CMOS scaling beyond the 100-nm		
1 6 WEICH System Intercurrent cecture	rendier	5	node with silicon-dioxide-based		• • •
ASICs			gate dielectrics	Wu	287
Embedded DRAM design and			Effect of increasing chip density on the evolution of computer		
architecture for the IBM 0.11-μm	Dougli	(75	architectures	Nair	223
ASIC offering Issues and strategies for the physical	Barth	675	Maintaining the benefits of CMOS	Ivaii	223
design of system-on-a-chip ASICs	Bednar	661	scaling when scaling bogs down	Nowak	169
The IBM ASIC/SoC methodology—	Dedital	001	New insights into carrier transport		
A recipe for first-time success	Doerre	649	in n-MOSFETs	Lochtefeld	347
•			Power-constrained CMOS scaling		
Autonomic computing			limits	Frank	235
Flexible configuration and			POWER4 system microarchitecture	Tendler	5
concurrent upgrade for the IBM eServer z900	Probst	551	Process modeling for future technologies	Law	339
Hardware configuration framework	rioust	331	Process requirements for continued	Law	339
for the IBM eServer z900	Bieswanger	537	scaling of CMOS—the need and		
Intelligent Resource Director	Rooney	567	prospects for atomic-level		
RAS design for the IBM eServer			manipulation	Agnello	317
z900	Alves	503	Reliability limits for the gate	C	
System control structure of the IBM			insulator in CMOS technology	Stathis	265
eServer z900	Baitinger	523	SOI technology for the GHz era	Shahidi	121
The alternate support element, a			The circuit and physical design of	XX71-	27
high-availability service console for the IBM eServer z900	Valentine	559	the POWER4 microprocessor Vertically scaled MOSFET gate	Warnock	27
for the fibril eserver 2900	valentine	339	stacks and junctions: How far are		
Built-in self-test (BIST)			we likely to go?	Osburn	299
Embedded DRAM design and			Why BiCMOS and SOI BiCMOS?	Ning	181
architecture for the IBM 0.11 - μm			•	Ü	
ASIC offering	Barth	675	Codes and coding IBM eServer z900 system microcode		
The circuit and physical design of	Wannaala	27	verification by simulation: The		
the POWER4 microprocessor	Warnock	21	virtual power-on process	Koerner	587
Circuit and device technology			z/CECSIM: An efficient and		
IBM eServer z900 high-frequency			comprehensive microcode		
microprocessor technology,	_		simulator for the IBM eServer		
circuits, and design methodology	Curran	631	z900	von Buttlar	607

The circuit and physical design of the POWER4 microprocessor

Clocking

Warnock

27

SUBJECT INDEX

Hierarchical indexing data structure			Reliability limits for the gate		
method for verifying the			insulator in CMOS technology	Stathis	265
functionality of the STI-to-PCI			SOI technology for the GHz era	Shahidi	121
bridge chips of the IBM eServer			The circuit and physical design of		
z900	Silverio	617	the POWER4 microprocessor	Warnock	27
Hyper-acceleration and HW/SW co- verification as an essential part of			Vertically scaled MOSFET gate		
IBM eServer z900 verification	Kayser	597	stacks and junctions: How far are we likely to go?	Osburn	299
IBM eServer z900 high-frequency			we likely to go:	Osbuili	299
microprocessor technology,			Integrated circuits		
circuits, and design methodology	Curran	631	New insights into carrier transport		
IBM eServer z900 I/O subsystem IBM eServer z900 system microcode	Stigliani	421	in n-MOSFETs	Lochtefeld	347
verification by simulation: The			Vertically scaled MOSFET gate		
virtual power-on process	Koerner	587	stacks and junctions: How far are	0-1-	200
Intelligent Resource Director	Rooney	567	we likely to go?	Osburn	299
RAS design for the IBM eServer	-		Interconnection technology		
z900	Alves	503	An advanced multichip module		
Self-timed interface of the			(MCM) for high-performance		
input/output subsystem of the IBM eServer z900	Hoke	447	UNIX servers	Knickerbocker	779
System control structure of the IBM	HOKC	77/	First- and second-level packaging for		• • •
eServer z900	Baitinger	523	the IBM eServer z900	Harrer	397
The alternate support element, a			IBM eServer z900 I/O subsystem	Stigliani	421
high-availability service console		##O	Interconnect opportunities for gigascale integration	Meindl	245
for the IBM eServer z900	Valentine	559	Land grid array sockets for server	Wichidi	273
The microarchitecture of the IBM eServer z900 processor	Schwarz	381	applications	Corbin	763
z/CECSIM: An efficient and	Schwarz	301	Reliability limits for the gate		
comprehensive microcode			insulator in CMOS technology	Stathis	265
simulator for the IBM eServer					
z900	von Buttlar	607	Interfaces		
zSeries features for optimized			CMOS scaling beyond the 100-nm node with silicon-dioxide-based		
sockets-based messaging: HiperSockets and OSA-Express	Baskey	475	gate dielectrics	Wu	287
The 150 ckets and O574-Express	Baskey	473	Process modeling for future	77.4	207
Insulators			technologies	Law	339
CMOS scaling beyond the 100-nm			Reliability limits for the gate		
node with silicon-dioxide-based	***	207	insulator in CMOS technology	Stathis	265
gate dielectrics Interconnect opportunities for	Wu	287	Vertically scaled MOSFET gate		
gigascale integration	Meindl	245	stacks and junctions: How far are	Oalassaa	200
Power-constrained CMOS scaling	111011101	2.0	we likely to go?	Osburn	299
limits	Frank	235	Logic		
Process modeling for future			Early analysis tools for system-on-a-		
technologies	Law	339	chip design	Darringer	691
Reliability limits for the gate insulator in CMOS technology	Stathis	265			
insulator in CiviO3 technology	Statills	203	Logic design and technology	Wong	133
Integrated circuit design			Beyond the conventional transistor CMOS design near the limit of	wong	133
Challenges and future directions for			scaling	Taur	213
the scaling of dynamic random-	Mandalassa	107	Early analysis tools for system-on-a-		
access memory (DRAM) CMOS design near the limit of	Mandelman	187	chip design	Darringer	691
scaling	Taur	213	Maintaining the benefits of CMOS		
CMOS scaling beyond the 100-nm			scaling when scaling bogs down	Nowak	169
node with silicon-dioxide-based			SOI technology for the GHz era	Shahidi	121
gate dielectrics	Wu	287	Management science		
Fault-tolerant design of the IBM pSeries 690 system using			Infrastructure requirements for a		
POWER4 processor technology	Bossen	77	large-scale, multi-site VLSI		
Infrastructure requirements for a	Возмен	, ,	development project	Rodgers	87
large-scale, multi-site VLSI			M-4		
development project	Rodgers	87	Materials Process requirements for continued		
Maintaining the benefits of CMOS	Mowal-	160	Process requirements for continued scaling of CMOS—the need and		
scaling when scaling bogs down New insights into carrier transport	Nowak	169	prospects for atomic-level		
in n-MOSFETs	Lochtefeld	347	manipulation	Agnello	317
Power-constrained CMOS scaling			Vertically scaled MOSFET gate	=	
limits	Frank	235	stacks and junctions: How far are		
POWER4 system microarchitecture	Tendler	5	we likely to go?	Osburn	299

Materials technology Process requirements for continued scaling of CMOS—the need and prospects for atomic-level			Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology Functional verification of the	Bossen	77
manipulation Mathematics	Agnello	317	POWER4 microprocessor and POWER4 multiprocessor systems	Ludden	53
Fast pseudorandom-number generators with modulus 2^k or $2^k - 1$ using fused multiply-add Mathematics (applied)	Agarwal	97	IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology POWER4 system microarchitecture SOI technology for the GHz era	Curran Tendler Shahidi	631 5 121
Fast pseudorandom-number generators with modulus 2^k or		0.7	The circuit and physical design of the POWER4 microprocessor	Warnock	27
$2^k - 1$ using fused multiply-add Mechanical analysis	Agarwal	97	Models and modeling Hardware configuration framework for the IBM eServer z900	Bieswanger	537
Interconnect opportunities for gigascale integration	Meindl	245	Process modeling for future technologies	Law	339
Mechanical design			Maria da (MCM)		
A power, packaging, and cooling overview of the IBM eServer z900 High-end server low-temperature	Singh	711	Multichip modules (MCMs) An advanced multichip module (MCM) for high-performance	w.i. i. i.	770
cooling Land grid array sockets for server	Schmidt	739	UNIX servers Design and analysis of a scheme	Knickerbocker	779
applications	Corbin	763	to mitigate condensation on an assembly used to cool a processor module	Ellsworth	753
Memory (computer) design and technology Challenges and future directions for			First- and second-level packaging for the IBM eServer z900	Harrer	397
the scaling of dynamic random- access memory (DRAM)	Mandelman	187	High-end server low-temperature cooling	Schmidt	739
Early analysis tools for system-on-a- chip design	Darringer	691		Jemma	,0,
POWER4 system microarchitecture Memory, cache	Tendler	5	Multiprocessors Effect of increasing chip density on the evolution of computer		
Embedded DRAM design and architecture for the IBM 0.11-μm			architectures Functional verification of the	Nair	223
ASIC offering POWER4 system microarchitecture	Barth Tendler	675 5	POWER4 microprocessor and POWER4 multiprocessor systems POWER4 system microarchitecture	Ludden Tendler	53 5
Memory, random-access			•	10110101	
Challenges and future directions for the scaling of dynamic random-	Mandalasa	107	Nanoscale structures and devices Beyond the conventional transistor Power-constrained CMOS scaling	Wong	133
access memory (DRAM) Embedded DRAM design and architecture for the IBM 0.11-μm	Mandelman	187	limits Process requirements for continued	Frank	235
ASIC offering	Barth	675	scaling of CMOS—the need and		
SOI technology for the GHz era Metallurgy	Shahidi	121	prospects for atomic-level manipulation Vertically scaled MOSFET gate	Agnello	317
Challenges and future directions for the scaling of dynamic random-			stacks and junctions: How far are we likely to go?	Osburn	299
access memory (DRAM) Process requirements for continued	Mandelman	187	Noise		
scaling of CMOS—the need and prospects for atomic-level			A power, packaging, and cooling overview of the IBM eServer z900	Singh	711
manipulation	Agnello	317	Packaging		
Microelectronics Hierarchical indexing data structure			A power, packaging, and cooling overview of the IBM eServer z900 An advanced multichip module	Singh	711
method for verifying the functionality of the STI-to-PCI bridge chips of the IBM eServer	6.1	645	(MCM) for high-performance UNIX servers	Knickerbocker	779
z900 The microarchitecture of the IBM	Silverio	617	Design and analysis of a scheme to mitigate condensation on an assembly used to cool a processor		
eServer z900 processor Microprocessor systems and applications	Schwarz	381	module First- and second-level packaging for	Ellsworth	753
Effect of increasing chip density on the evolution of computer			the IBM eServer z900 High-end server low-temperature	Harrer	397
architectures	Nair	223	cooling	Schmidt	739

I and and a managed at a family and			0:1: 1: :1		
Land grid array sockets for server applications	Corbin	763	Silicon dioxide Beyond the conventional transistor	Wong	133
POWER4 system microarchitecture	Tendler	5	Maintaining the benefits of CMOS	S	
Parallel processing			scaling when scaling bogs down New insights into carrier transport	Nowak	169
Coupling I/O channels for the IBM eServer z900: Reengineering			in n-MOSFETs	Lochtefeld	347
required	Gregg	461	Process modeling for future technologies	Law	339
Intelligent Resource Director	Rooney	567	Process requirements for continued	24.1	00,
Performance analysis			scaling of CMOS—the need and		
Early analysis tools for system-on-a-	ъ.	604	prospects for atomic-level manipulation	Agnello	317
chip design	Darringer	691	Vertically scaled MOSFET gate	S	
Photoresists			stacks and junctions: How far are we likely to go?	Osburn	299
Beyond the conventional transistor	Wong	133	, ,	Osburn	233
Power supplies			Silicon oxidation New insights into carrier transport		
A power, packaging, and cooling overview of the IBM eServer z900	Singh	711	in n-MOSFETs	Lochtefeld	347
	Singii	/11	and the state of t		
Process control and development Process modeling for future			Simulation Hyper-acceleration and HW/SW co-		
technologies	Law	339	verification as an essential part of		
Data at instanction at assessment (DICC)			IBM eServer z900 verification	Kayser	597
Reduced-instruction-set computers (RISC) Fault-tolerant design of the IBM			IBM eServer z900 system microcode verification by simulation: The		
pSeries 690 system using			virtual power-on process	Koerner	587
POWER4processor technology POWER4 system microarchitecture	Bossen Tendler	77 5	z/CECSIM: An efficient and		
1 OWER4 system interoarcimecture	Tendier	3	comprehensive microcode simulator for the IBM eServer		
Reliability			z900	von Buttlar	607
A power, packaging, and cooling overview of the IBM eServer z900	Singh	711	Storage (computer) devices and systems		
CMOS scaling beyond the 100-nm			Effect of increasing chip density		
node with silicon-dioxide-based gate dielectrics	Wu	287	on the evolution of computer		
RAS design for the IBM eServer	vv u	207	architectures FCP for the IBM eServer zSeries	Nair	223
z900	Alves	503	systems: Access to distributed		
Reliability limits for the gate insulator in CMOS technology	Stathis	265	storage	Adlung	487
Vertically scaled MOSFET gate			System-on-a-chip (SoC)		
stacks and junctions: How far are we likely to go?	Osburn	299	Early analysis tools for system-on-a-	- .	
	Osbuin	2))	chip design Embedded DRAM design and	Darringer	691
Servers A power, packaging, and cooling			architecture for the IBM 0.11-µm		
overview of the IBM eServer z900	Singh	711	ASIC offering	Barth	675
Fault-tolerant design of the IBM	C .		Issues and strategies for the physical design of system-on-a-chip ASICs	Bednar	661
pSeries 690 system using POWER4 processor technology	Bossen	77	The IBM ASIC/SoC methodology—	Deanar	001
Functional verification of the	2005011	, ,	A recipe for first-time success	Doerre	649
POWER4 microprocessor and POWER4 multiprocessor systems	Ludden	53	Thermal conduction module (TCM)		
High-end server low-temperature	Luddell	33	POWER4 system microarchitecture	Tendler	5
cooling	Schmidt	739	Transistors		
IBM eServer z900 I/O subsystem POWER4 system microarchitecture	Stigliani Tendler	421 5	Challenges and future directions for		
zSeries features for optimized	10110101	· ·	the scaling of dynamic random- access memory (DRAM)	Mandelman	187
sockets-based messaging: HiperSockets and OSA-Express	Baskey	475	CMOS design near the limit of	Mandennan	107
The Isockets and OSA-Express	Daskey	473	scaling	Taur	213
Silicides			New insights into carrier transport in n-MOSFETs	Lochtefeld	347
New insights into carrier transport in n-MOSFETs	Lochtefeld	347	Power-constrained CMOS scaling	Locincicia	571
		•	limits	Frank	235
Silicon Beyond the conventional transistor	Wong	133	Vertically scaled MOSFET gate stacks and junctions: How far are		
Maintaining the benefits of CMOS			we likely to go?	Osburn	299
scaling when scaling bogs down New insights into carrier transport	Nowak	169	Why BiCMOS and SOI BiCMOS?	Ning	181
in n-MOSFETs	Lochtefeld	347	Transistors, bipolar		
Why BiCMOS and SOI BiCMOS?	Ning	181	Why BiCMOS and SOI BiCMOS?	Ning	181

Tunneling Power-constrained CMOS scaling Frank 235 limits Challenges and future directions for the scaling of dynamic randomaccess memory (DRAM) 187 Mandelman CMOS design near the limit of scaling Effect of increasing chip density Taur 213 on the evolution of computer 223 architectures Nair Infrastructure requirements for a large-scale, multi-site VLSI Rodgers 87 development project Maintaining the benefits of CMOS scaling when scaling bogs down Nowak 169 SOI technology for the GHz era Shahidi 121 Ning Why BiCMOS and SOI BiCMOS? 181