

Subject index for papers in Volume 39

Each index entry below is accompanied by an author's name and a page number; the author index contains the title of the paper and the names of coauthors, if any. Communications are identified by (C).

Subject	Author	Page
<i>Adhesion science</i>		
Force microscopy studies of the molecular origins of friction and lubrication	Mate	617
<i>Adsorption</i>		
The femtosecond field-emission camera, a device for continuous observation of the motion of individual adsorbed atoms and molecules	McClelland	669
<i>Algorithms</i>		
A three-dimensional approach to parallel matrix multiplication (C)	Agarwal	575
Flexible oblivious router architecture	Park	315
<i>Aluminum</i>		
Electromigration and stress-induced voiding in fine Al and Al-alloy thin-film lines	Hu	465
<i>Analytical models</i>		
Modeling and characterization of long on-chip interconnections for high-performance microprocessors	Deutsch	547
<i>Animation</i>		
Use of multiple representations for simulating cloth shapes and motions: An overview	Ohta	523
<i>Atomic force microscopy (AFM)</i>		
Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures	Lutz	629

Force microscopy studies of the molecular origins of friction and lubrication	Mate	617
High-density data storage using proximal probe techniques	Mamin	681

Carrier transport

Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS	Avouris	603
--	---------	-----

Channel subsystem architecture

Custom design of CMOS low-power high-performance digital signal-processing macro for hard-disk-drive applications	Shin	83
---	------	----

Chemical vapor deposition

Low-temperature chemical vapor deposition processes and dielectrics for microelectronic circuit manufacturing at IBM	Cote	437
--	------	-----

Circuit and device technology

A low-noise TTL-compatible CMOS off-chip driver circuit	Dhong	105
A 64Kb $\times$ 32 DRAM for graphics applications	Sunaga	43
Architectural timing verification of CMOS RISC processors	Bose	113
CMOS circuits for Gb/s serial data communication	Ewen	73
CMOS scaling in the 0.1- μ m, 1.X-volt regime for high-performance applications	Shahidi	229
CMOS scaling into the 21st century: 0.1 μ m and beyond	Taur	245
Design at the system level with VLSI CMOS	Sechler	5
Multipurpose DRAM architecture for optimal power, performance, and product flexibility	Ellis	51
Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier	Kuchta	63

Reduced-voltage power/performance optimization of the 3.6-volt PowerPC 601 Microprocessor	Bernstein	33	Verity—A formal verification program for custom CMOS circuits	Kuehlmann	149
Verity—A formal verification program for custom CMOS circuits	Kuehlmann	149	VLSI on-chip interconnection performance simulations and measurements	Edelstein	383
<i>Circuit theory and analysis</i>			<i>Codes and coding</i>		
Custom design of CMOS low-power high-performance digital signal-processing macro for hard-disk-drive applications	Shin	83	A unified table-based Viterbi subset decoder for high-speed voice-band modems (C)	Nobakht	331
Digital delay line clock shapers and multipliers	Bechade	93	<i>Computational methods</i>		
High-level synthesis in an industrial environment	Bergamaschi	131	A three-dimensional approach to parallel matrix multiplication (C)	Agarwal	575
Interconnect design with VLSI CMOS	Sechler	23	<i>Computer applications</i>		
Modeling and characterization of long on-chip interconnections for high-performance microprocessors	Deutsch	547	Use of multiple representations for simulating cloth shapes and motions: An overview	Ohta	523
<i>Clocking</i>			<i>Computer architecture</i>		
Digital delay line clock shapers and multipliers	Bechade	93	Flexible oblivious router architecture	Park	315
<i>CMOS</i>			<i>Computer-aided design</i>		
A half-micron CMOS logic generation	Koburger	215	High-level synthesis in an industrial environment	Bergamaschi	131
A low-noise TTL-compatible CMOS off-chip driver circuit	Dhong	105	<i>Cryogenics</i>		
A 64Kb $\times$ 32 DRAM for graphics applications	Sunaga	43	Design and applications of a scanning SQUID microscope	Kirtley	655
Architectural timing verification of CMOS RISC processors	Bose	113	<i>Crystals</i>		
CMOS circuits for Gb/s serial data communication	Ewen	73	Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures	Lutz	629
CMOS scaling in the 0.1- μ m, 1.X-volt regime for high-performance applications	Shahidi	229	Design and applications of a scanning SQUID microscope	Kirtley	655
CMOS scaling into the 21st century: 0.1 μ m and beyond	Taur	245	<i>Data transmission</i>		
Custom design of CMOS low-power high-performance digital signal-processing macro for hard-disk-drive applications	Shin	83	A unified table-based Viterbi subset decoder for high-speed voice-band modems (C)	Nobakht	331
Design at the system level with VLSI CMOS	Sechler	5	An algorithm for adaptive cancellation of phase jitter (C)	Nobakht	569
Digital delay line clock shapers and multipliers	Bechade	93	CMOS circuits for Gb/s serial data communication	Ewen	73
High-level synthesis in an industrial environment	Bergamaschi	131	Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier	Kuchta	63
Integrated cost and productivity learning in CMOS semiconductor manufacturing	Leonovich	201	<i>Data, structures, and accessing</i>		
Interconnect design with VLSI CMOS	Sechler	23	High-density data storage using proximal probe techniques	Mamin	681
Multipurpose DRAM architecture for optimal power, performance, and product flexibility	Ellis	51	Some thoughts about scanning probe microscopy, micromechanics, and storage	Pohl	701
Overview of gate linewidth control in the manufacture of CMOS logic chips	Chesebro	189	<i>Design verification</i>		
Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier	Kuchta	63	Architectural timing verification of CMOS RISC processors	Bose	113
Reduced-voltage power/performance optimization of the 3.6-volt PowerPC 601 Microprocessor	Bernstein	33	Verity—A formal verification program for custom CMOS circuits	Kuehlmann	149
The evolution of IBM CMOS DRAM technology	Adler	167	<i>Diffusion</i>		
			A half-micron CMOS logic generation	Koburger	215
			CMOS scaling into the 21st century: 0.1 μ m and beyond	Taur	245

<i>Dislocations</i>				<i>Image processing</i>			
Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures	Lutz	629		Design and applications of a scanning SQUID microscope	Kirtley	655	
<i>Electrical conduction</i>				The femtosecond field-emission camera, a device for continuous observation of the motion of individual adsorbed atoms and molecules	McClelland	669	
Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS	Avouris	603		<i>Insulators</i>			
<i>Fabrication</i>				Low-temperature chemical vapor deposition processes and dielectrics for microelectronic circuit manufacturing at IBM	Cote	437	
Integrated cost and productivity learning in CMOS semiconductor manufacturing	Leonovich	201		<i>Integrated circuit design</i>			
<i>Fiber optics</i>				A low-noise TTL-compatible CMOS off-chip driver circuit	Dhong	105	
Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier	Kuchta	63		A 64Kb $\times$ 32 DRAM for graphics applications	Sunaga	43	
<i>Field emission</i>				CMOS circuits for Gb/s serial data communication	Ewen	73	
The femtosecond field-emission camera, a device for continuous observation of the motion of individual adsorbed atoms and molecules	McClelland	669		CMOS scaling in the 0.1- μ m, 1.X-volt regime for high-performance applications	Shahidi	229	
<i>Films, epitaxy</i>				CMOS scaling into the 21st century: 0.1 μ m and beyond	Taur	245	
The use of STM to study metal film epitaxy	Chambliss	639		Custom design of CMOS low-power high-performance digital signal-processing macro for hard-disk-drive applications	Shin	83	
<i>Films, metal</i>				Design at the system level with VLSI CMOS	Sechler	5	
Interconnect fabrication processes and the development of low-cost wiring for CMOS products	Licata	419		Digital delay line clock shapers and multipliers	Bechade	93	
The use of STM to study metal film epitaxy	Chambliss	639		Modeling and characterization of long on-chip interconnections for high-performance microprocessors	Deutsch	547	
<i>Films, semiconductor</i>				Multipurpose DRAM architecture for optimal power, performance, and product flexibility	Ellis	51	
Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures	Lutz	629		Overview of gate linewidth control in the manufacture of CMOS logic chips	Chesebro	189	
CMOS scaling in the 0.1- μ m, 1.X-volt regime for high-performance applications	Shahidi	229		Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier	Kuchta	63	
<i>Films, superconducting</i>				Reduced-voltage power/performance optimization of the 3.6-volt PowerPC 601 Microprocessor	Bernstein	33	
Design and applications of a scanning SQUID microscope	Kirtley	655		The evolution of IBM CMOS DRAM technology	Adler	167	
<i>Filters</i>				<i>Integrated circuits</i>			
Custom design of CMOS low-power high-performance digital signal-processing macro for hard-disk-drive applications	Shin	83		A half-micron CMOS logic generation	Koburger	215	
<i>Germanium</i>				Electromigration and stress-induced voiding in fine Al and Al-alloy thin-film lines	Hu	465	
Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures	Lutz	629		Interconnect fabrication processes and the development of low-cost wiring for CMOS products	Licata	419	
<i>Graphics</i>				Low-temperature chemical vapor deposition processes and dielectrics for microelectronic circuit manufacturing at IBM	Cote	437	
Use of multiple representations for simulating cloth shapes and motions: An overview	Ohta	523		Silicides and local interconnections for high-performance VLSI applications	Mann	403	
<i>Heterostructures and heterojunctions</i>				The evolution of interconnection technology at IBM	Ryan	371	
Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures	Lutz	629					

VLSI on-chip interconnection performance simulations and measurements	Edelstein	383	<i>Magnetic recording</i> High-density data storage using proximal probe techniques	Mamin	681
<i>Interconnection technology</i> A half-micron CMOS logic generation	Koburger	215	<i>Magnetics—studies and structures</i> Design and applications of a scanning SQUID microscope	Kirtley	655
Electromigration and stress-induced voiding in fine Al and Al-alloy thin-film lines	Hu	465	<i>Magneto-optics</i> High-density data storage using proximal probe techniques	Mamin	681
Interconnect design with VLSI CMOS	Sechler	23	<i>Manufacturing</i> Integrated cost and productivity learning in CMOS semiconductor manufacturing	Leonovich	201
Interconnect fabrication processes and the development of low-cost wiring for CMOS products	Licata	419	<i>Materials technology</i> VLSI on-chip interconnection performance simulations and measurements	Edelstein	383
Low-temperature chemical vapor deposition processes and dielectrics for microelectronic circuit manufacturing at IBM	Cote	437	<i>Mathematics</i> A three-dimensional approach to parallel matrix multiplication (C)	Agarwal	575
Modeling and characterization of long on-chip interconnections for high-performance microprocessors	Deutsch	547	A walk along the branches of the extended Farey tree	Lagarias	283
Silicides and local interconnections for high-performance VLSI applications	Mann	403	<i>Measurement</i> Design and applications of a scanning SQUID microscope	Kirtley	655
The evolution of interconnection technology at IBM	Ryan	371	Integrated cost and productivity learning in CMOS semiconductor manufacturing	Leonovich	201
VLSI on-chip interconnection performance simulations and measurements	Edelstein	383	VLSI on-chip interconnection performance simulations and measurements	Edelstein	383
<i>Interfaces</i> The use of STM to study metal film epitaxy	Chambliss	639	<i>Mechanical design</i> Design and applications of a scanning SQUID microscope	Kirtley	655
<i>Large-scale computing</i> Flexible oblivious router architecture	Park	315	<i>Mechanics and mechanisms</i> Force microscopy studies of the molecular origins of friction and lubrication	Mate	617
<i>Laser arrays</i> Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier	Kuchta	63	<i>Memory (computer) design and technology</i> A 64Kb $\times$ 32 DRAM for graphics applications	Sunaga	43
<i>Lithography</i> A half-micron CMOS logic generation	Koburger	215	Multipurpose DRAM architecture for optimal power, performance, and product flexibility	Ellis	51
CMOS scaling in the 0.1- μ m, 1.X-volt regime for high-performance applications	Shahidi	229	<i>Microelectronics</i> A half-micron CMOS logic generation	Koburger	215
CMOS scaling into the 21st century: 0.1 μ m and beyond	Taur	245	A low-noise TTL-compatible CMOS off-chip driver circuit	Dhong	105
Overview of gate linewidth control in the manufacture of CMOS logic chips	Chesebro	189	A 64Kb $\times$ 32 DRAM for graphics applications	Sunaga	43
The evolution of IBM CMOS DRAM technology	Adler	167	Architectural timing verification of CMOS RISC processors	Bose	113
<i>Logic design and technology</i> Overview of gate linewidth control in the manufacture of CMOS logic chips	Chesebro	189	CMOS circuits for Gb/s serial data communication	Ewen	73
<i>Logic synthesis</i> High-level synthesis in an industrial environment	Bergamaschi	131	CMOS scaling in the 0.1- μ m, 1.X-volt regime for high-performance applications	Shahidi	229
<i>Lubrication</i> Force microscopy studies of the molecular origins of friction and lubrication	Mate	617	CMOS scaling into the 21st century: 0.1 μ m and beyond	Taur	245

Custom design of CMOS low-power high-performance digital signal-processing macro for hard-disk-drive applications	Shin	83	<i>Optimization</i> Integrated cost and productivity learning in CMOS semiconductor manufacturing	Leonovich	201
Digital delay line clock shapers and multipliers	Bechade	93	<i>Performance analysis</i> Architectural timing verification of CMOS RISC processors	Bose	113
Modeling and characterization of long on-chip interconnections for high-performance microprocessors	Deutsch	547	VLSI on-chip interconnection performance simulations and measurements	Edelstein	383
Multipurpose DRAM architecture for optimal power, performance, and product flexibility	Ellis	51	<i>Physical chemistry</i> Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures	Lutz	629
Overview of gate linewidth control in the manufacture of CMOS logic chips	Chesebro	189	Force microscopy studies of the molecular origins of friction and lubrication	Mate	617
Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier	Kuchta	63	The femtosecond field-emission camera, a device for continuous observation of the motion of individual adsorbed atoms and molecules	McClelland	669
Reduced-voltage power/performance optimization of the 3.6-volt PowerPC 601 Microprocessor	Bernstein	33	The use of STM to study metal film epitaxy	Chambliss	639
The evolution of IBM CMOS DRAM technology	Adler	167			
Verity—A formal verification program for custom CMOS circuits	Kuehlmann	149			
<i>Microprocessor systems and applications</i> Reduced-voltage power/performance optimization of the 3.6-volt PowerPC 601 Microprocessor	Bernstein	33	<i>Physics</i> The femtosecond field-emission camera, a device for continuous observation of the motion of individual adsorbed atoms and molecules	McClelland	669
VLSI on-chip interconnection performance simulations and measurements	Edelstein	383			
<i>Models and modeling</i> High-level synthesis in an industrial environment	Bergamaschi	131	<i>Physics, solid state</i> Design and applications of a scanning SQUID microscope	Kirtley	655
Modeling and characterization of long on-chip interconnections for high-performance microprocessors	Deutsch	547	Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS	Avouris	603
Use of multiple representations for simulating cloth shapes and motions: An overview	Ohta	523	The use of STM to study metal film epitaxy	Chambliss	639
<i>Multiprocessors</i> Flexible oblivious router architecture	Park	315	<i>Proximal probe techniques</i> Design and applications of a scanning SQUID microscope	Kirtley	655
<i>Noise</i> A low-noise TTL-compatible CMOS off-chip driver circuit	Dhong	105	Force microscopy studies of the molecular origins of friction and lubrication	Mate	617
An algorithm for adaptive cancellation of phase jitter (C)	Nobakht	569	High-density data storage using proximal probe techniques	Mamin	681
CMOS circuits for Gb/s serial data communication	Ewen	73	Some thoughts about scanning probe microscopy, micromechanics, and storage	Pohl	701
<i>Number theory</i> A walk along the branches of the extended Farey tree	Lagarias	283	<i>Quantum theory and effects</i> Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS	Avouris	603
<i>Operating systems</i> Properties of delay-cost scheduling in time-sharing systems	Franaszek	295	<i>Recording technology</i> High-density data storage using proximal probe techniques	Mamin	681
<i>Optical science and technology</i> Some thoughts about scanning probe microscopy, micromechanics, and storage	Pohl	701	Some thoughts about scanning probe microscopy, micromechanics, and storage	Pohl	701
<i>Optics</i> Some thoughts about scanning probe microscopy, micromechanics, and storage	Pohl	701	<i>Reliability</i> Electromigration and stress-induced voiding in fine Al and Al-alloy thin-film lines	Hu	465

Remote sensing

- Design and applications of a scanning SQUID microscope
 High-density data storage using proximal probe techniques
 Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS
 Some thoughts about scanning probe microscopy, micromechanics, and storage
 The use of STM to study metal film epitaxy

Kirtley 655
 Mamin 681
 Avouris 603
 Pohl 701
 Chambliss 639

Scanning tunneling microscopy

- Design and applications of a scanning SQUID microscope
 High-density data storage using proximal probe techniques
 Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS
 The use of STM to study metal film epitaxy

Kirtley 655
 Mamin 681
 Avouris 603
 Chambliss 639

Schedulers

- Properties of delay-cost scheduling in time-sharing systems

Franaszek 295

Semiconductor devices

- Overview of gate linewidth control in the manufacture of CMOS logic chips
 The evolution of IBM CMOS DRAM technology

Chesebro 189
 Adler 167

Semiconductor technology

- A low-noise TTL-compatible CMOS off-chip driver circuit
 A 64Kb $\times$ 32 DRAM for graphics applications
 CMOS circuits for Gb/s serial data communication
 Custom design of CMOS low-power high-performance digital signal-processing macro for hard-disk-drive applications
 Design at the system level with VLSI CMOS
 Digital delay line clock shapers and multipliers
 Electromigration and stress-induced voiding in fine Al and Al-alloy thin-film lines
 Interconnect fabrication processes and the development of low-cost wiring for CMOS products
 Low-temperature chemical vapor deposition processes and dielectrics for microelectronic circuit manufacturing at IBM
 Multipurpose DRAM architecture for optimal power, performance, and product flexibility
 Overview of gate linewidth control in the manufacture of CMOS logic chips
 Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier

Dhong 105
 Sunaga 43
 Ewen 73
 Shin 83
 Sechler 5
 Bechade 93
 Hu 465
 Licata 419
 Cote 437
 Ellis 51
 Chesebro 189
 Kuchta 63

Silicides and local interconnections for high-performance VLSI applications

- The evolution of IBM CMOS DRAM technology
 The evolution of interconnection technology at IBM
 VLSI on-chip interconnection performance simulations and measurements

Mann 403
 Adler 167
 Ryan 371
 Edelstein 383

Semiconductors

- Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS

Avouris 603

Signal processing

- Interconnect design with VLSI CMOS

Sechler 23

Silicides

- Silicides and local interconnections for high-performance VLSI applications

Mann 403

Silicon

- Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures
 Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS

Lutz 629
 Avouris 603

Simulation

- VLSI on-chip interconnection performance simulations and measurements

Edelstein 383

Solid-state files

- Design of a solid-state file using flash EEPROM

Niiijima 531

Storage (computer) devices and systems

- Design of a solid-state file using flash EEPROM
 High-density data storage using proximal probe techniques
 Some thoughts about scanning probe microscopy, micromechanics, and storage

Niiijima 531
 Mamin 681
 Pohl 701

Superconductivity, high-T_c

- Design and applications of a scanning SQUID microscope

Kirtley 655

Surface effects

- Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures
 Force microscopy studies of the molecular origins of friction and lubrication
 Probing electrical transport, electron interference, and quantum size effects at surfaces with STM/STS
 The femtosecond field-emission camera, a device for continuous observation of the motion of individual adsorbed atoms and molecules

Lutz 629
 Mate 617
 Avouris 603
 McClelland 669

<i>Surface science</i>			Verity—A formal verification program for custom CMOS circuits	Kuehlmann	149
Atomic force microscopy studies of SiGe films and Si/SiGe heterostructures	Lutz	629	VLSI on-chip interconnection performance simulations and measurements	Edelstein	383
Force microscopy studies of the molecular origins of friction and lubrication	Mate	617			
The femtosecond field-emission camera, a device for continuous observation of the motion of individual adsorbed atoms and molecules	McClelland	669			
<i>Testing, chip</i>					
Architectural timing verification of CMOS RISC processors	Bose	113			
<i>Testing, circuit</i>					
Architectural timing verification of CMOS RISC processors	Bose	113			
Verity—A formal verification program for custom CMOS circuits	Kuehlmann	149			
<i>Time-sharing, applications</i>					
Properties of delay-cost scheduling in time-sharing systems	Franaszek	295			
<i>VLSI</i>					
A half-micron CMOS logic generation	Koburger	215			
A low-noise TTL-compatible CMOS off-chip driver circuit	Dhong	105			
A 64Kb $\times$ 32 DRAM for graphics applications	Sunaga	43			
Architectural timing verification of CMOS RISC processors	Bose	113			
CMOS circuits for Gb/s serial data communication	Ewen	73			
CMOS scaling in the 0.1- μ m, 1.X-volt regime for high-performance applications	Shahidi	229			
CMOS scaling into the 21st century: 0.1 μ m and beyond	Taur	245			
Custom design of CMOS low-power high-performance digital signal-processing macro for hard-disk-drive applications	Shin	83			
Design at the system level with VLSI CMOS	Sechler	5			
Digital delay line clock shapers and multipliers	Bechade	93			
High-level synthesis in an industrial environment	Bergamaschi	131			
Interconnect design with VLSI CMOS	Sechler	23			
Multipurpose DRAM architecture for optimal power, performance, and product flexibility	Ellis	51			
Overview of gate linewidth control in the manufacture of CMOS logic chips	Chesebro	189			
Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier	Kuchta	63			
Reduced-voltage power/performance optimization of the 3.6-volt PowerPC 601 Microprocessor	Bernstein	33			
The evolution of IBM CMOS DRAM technology	Adler	167			