

Subject Index for Papers in Volume 24

Each index term below is accompanied by a page number and an author's name. With that name in the Author Index are the title of the paper and the names of coauthors, if any. Communications are identified by (C).

Subject	Author	Page
Algorithms		
Compiler analysis of user-computer interactions	Lafuente	716
Custom chip design macro generation	Vergnieres	612
Deadlock exposure	Ahuja	49
Fleshing out wire frames	Markowsky	582
Synchronous bounded delay coding	Franaszek	43
Analytical models		
Accelerometer layouts for signature verification	Lew	496
Integral point-matching technique	Lee	622
Language for extended queuing models	Sauer	747
Arithmetic and logical unit design		
PLA-macro-based ALU design	Schmookler	2
Charge-coupled device technology		
256K-bit charge-coupled device memory	Tzou	328
Chemistry and chemical engineering		
Barrier oxide structure in Pb-alloy Josephson junctions	Baker	223
Coding theory		
δ -decodable codes	Lin	486
Majority-logic decodable codes	Lin	56
Method for channel coding (C)	Franaszek	638
Synchronous bounded delay coding	Franaszek	43
Communications and communication networks		
Deadlock exposure	Ahuja	49
δ -decodable codes	Lin	486
Josephson signal processor	Tsui	243
Majority-logic decodable codes	Lin	56
Method for channel coding (C)	Franaszek	638
Synchronous bounded delay coding	Franaszek	43
Compilers and interpreters		
Analyzing user-computer interactions	Lafuente	716
Compiler for a large class of languages	Allen	695
Compiling compact code	Marks	684
Generating optimized code for several machines	Boyle	677
Improved FORTRAN optimization	Scarborough	660
Optimizing division and modulo operations (C)	Cocke	692
Computational methods		
Integral point-matching technique	Lee	622
Procedures for disk-head mechanical analysis	Adams	512
State probabilities using maximum entropy principle	Bard	563
Variance reduction techniques	Heidelberger	570
Computer applications		
Correction of proximity effects in lithography	Parikh	438

Enhanced proximity-effect corrections in lithography	Parikh	530
Proximity correction for 1- μ m dense circuits	Grobman	537
Simulation of e-beam resist profiles	Kyser	426
Computer-controlled manipulators		
Fleshing out wire frames	Markowsky	582
Geometric modeling system	Wesley	64
Data-definition facilities		
Value-oriented storage model	Lomet	764
Deadlock avoidance		
Deadlock exposure	Ahuja	49
Design automation		
Wiring program for Josephson logic	Donath	480
Display technology		
High-resolution color display digital convergence system	Beeteson	598
Electrical packaging technology		
Breakdown and conduction in SiO ₂	Shatzkes	469
Josephson technology	Brown	167
Signals in superconducting circuits	Jones	172
Error control codes		
LSI memory soft error problem system solution	Bossen	390
Storage system error recovery	Patel	32
Error detection and correction		
δ -decodable codes	Lin	486
LSI memory soft error problem system solution	Bossen	390
Majority-logic decodable codes	Lin	56
Error recovery		
LSI memory soft error problem system solution	Bossen	390
Storage system error recovery	Patel	32
Fabrication		
AuIn ₂ resistors for Josephson ICs	Kircher	235
E-beam resists for lift-off processing of Josephson ICs	Magerlein	554
Effect of process variables on Pb-alloy Josephson junctions	Broom	206
Josephson integrated circuits	Greiner	195
Nb Josephson tunnel junctions	Broom	212
Optical lift-off	Hatzakis	452
Silicon torsional scanning mirror	Petersen	631
Flexible-disk technology		
Computational procedures for disk-head mechanical analysis	Adams	512
Josephson technology		
AuIn ₂ resistors for ICs	Kircher	235
Cache memory	Faris	143
Current injection logic	Gheewala	130
E-beam resists for Josephson ICs	Magerlein	554
Electrical properties of Pb-alloy junctions	Broom	206
Fabrication of Josephson ICs	Greiner	195
Logic and memory	Matisoo	113
Main memory	Gu��ret	155
Materials and processes	Ames	188
Modeling of junction characteristics	Broom	178
Nb tunnel junctions	Broom	212
Packaging	Brown	167
Research project	Anacker	107
Signal processor	Tsui	243
Signals in superconducting circuits	Jones	172

Structure of barrier oxide in Pb-alloy junctions	Baker	223	Measurement		
Wiring program for Josephson logic	Donath	480	Contactless measurement of p-n junction leakage	Verkuil	370
Large-scale integration			Interferometric wavelength measurement	Pole	85
Charge injection transistor memory cell (C)	Ho	410	Measurement of overlay errors	Rottmann	461
Gettering to reduce leakage	Geipel	310	Signals in superconducting circuits	Jones	172
Implanted source/drain junctions	Geipel	362	Mechanics and mechanisms		
One-device FET random-access memory cell	Rideout	339	Computational procedures for disk-head mechanical analysis	Adams	512
Proximity correction for LSI chips	Grobman	537	Silicon torsional scanning mirror	Petersen	631
Redundancy for productivity enhancement	Fitzgerald	291	Memory design and technology		
SAMOS memory technology	Larsen	268	Charge injection transistor memory cell (C)	Ho	410
Semi-ROX gate reliability	Ormond	353	Cross-coupled sense amplifier	Gray	283
VLSI device phenomena	Troutman	299	Implanted source/drain junctions	Geipel	362
VLSI yield model	Stapper	398	Josephson computer technology: cache memory	Faris	143
Wiring program for Josephson logic	Donath	480	Josephson computer technology: logic and memory	Matisoo	113
I/N circuit/device technology	Bhattacharyya	378	One-device FET random access memory cell	Rideout	339
Lasers			SAMOS memory technology	Larsen	268
UPC supermarket scanner	Braunecker	89	VLSI device phenomena	Troutman	299
Lithography			I/N circuit/device technology	Bhattacharyya	378
E-beam resist profiles	Kyser	426	64K-bit FET random-access memory	Lo	318
Mark detection for e-beam lithography	Davis	545	256K-bit charge-coupled device memory	Tzou	328
Optical lift-off	Hatzakis	452	Models and modeling		
Overlay in lithography	Rottmann	461	Bubble memory systems	Chung	75
Pattern partitioning—enhanced proximity corrections	Parikh	530	Characteristics of Josephson junctions	Broom	178
Proximity correction for 1- μ m dense circuits	Grobman	537	Fleshing out wire frames	Markowsky	582
Review of proximity effects in electron lithography	Parikh	438	Geometric modeling system	Wesley	64
Logic design and technology			Josephson main memory	Guéret	155
Josephson technology: current injection logic	Gheewala	130	Language for extended queuing models	Sauer	747
PLA-macro-based ALU design	Schmookler	2	State probabilities using maximum entropy principle	Bard	563
Logic design testing			Value-oriented model of storage	Lomet	764
PLA test-pattern generator	Eichelberger	15	VLSI yield model	Stapper	398
Logic macros			Optics		
Custom chip design macro generation algorithms	Vergnieres	612	UPC supermarket scanner	Braunecker	89
PLA-macro-based ALU design	Schmookler	2	Optimization of object programs		
PLA macro design automation	Golden	23	Compilation to compact code	Marks	684
LSI chip design automation			Compiler for wide class of languages	Allen	695
Custom chip design macro generation algorithms	Vergnieres	612	Division and modulo operations (C)	Cocke	692
PLA macro design automation	Golden	23	Improved FORTRAN optimization	Scarborough	660
PLA test-pattern generator	Eichelberger	15	Optimized code for several machines	Boyle	677
Magnetic bubble technology			Physics and physical chemistry		
Complexity of permuting records	Chung	75	Breakdown and conduction in SiO ₂	Shatzkes	469
Magnetic head-disk interaction			Near-ideal Si-SiO ₂ interfaces	Kasprzak	348
Computational procedures for disk-head mechanical analysis	Adams	512	Semi-ROX gate reliability	Ormond	353
Manufacturing technology			VLSI implantation gettering	Geipel	310
Mark detection for e-beam lithography	Davis	545	Programmable logic arrays		
Materials			Custom chip design macro generation algorithms	Vergnieres	612
E-beam resists for Josephson ICs	Magerlein	554	PLA-macro-based ALU design	Schmookler	2
Josephson packaging	Brown	167	PLA macro design automation	Golden	23
Josephson technology	Ames	188	PLA test-pattern generator	Eichelberger	15
Mathematics (applied)			Programming and programming languages		
Accelerometer layouts for signature verification	Lew	496	A business language	Denil	732
Integral point-matching method	Lee	622	Compiler analysis of user-computer interactions	Lafuente	716
			Compiler for wide class of languages	Allen	695
			Compiling compact code	Marks	684
			Framework for data-definition facilities	Lomet	764
			Geometric modeling system	Wesley	64

Grammar characterization of flow-graphs	Becerril	756	256K-bit charge-coupled device memory	Tzou	328
Improved FORTRAN optimization	Scarborough	660	Signal processing		
Language for extended queuing models	Sauer	747	Post-detection signal processing	Pole	85
Optimized code for several machines	Boyle	677	Signature verification		
Wiring program for Josephson logic	Donath	480	Optimal accelerometer layouts	Lew	496
Quality control			Simulation		
Effect of process variables on Josephson junctions	Broom	206	State probabilities using maximum entropy principle	Bard	563
Josephson integrated circuits	Greiner	195	Variance reduction techniques	Heidelberger	570
Josephson materials and processes	Ames	188	Solid state physics		
Josephson packaging	Brown	167	Breakdown and conduction in SiO ₂	Shatzkes	469
RAM redundancy	Fitzgerald	291	Josephson computer technology: logic and memory	Matisoo	113
Reliability			Near-ideal Si-SiO ₂ interfaces	Kasprzak	348
LSI memory soft error problem system solution	Bossen	390	Stochastic processes		
Semi-ROX gate reliability	Ormond	353	State probabilities using maximum entropy principle	Bard	563
Semiconductor technology			Variance reduction techniques	Heidelberger	570
Breakdown and conduction in SiO ₂	Shatzkes	469	Storage devices and systems		
Charge injection transistor memory cell (C)	Ho	410	Josephson main memory	Guéret	155
Cross-coupled sense amplifier	Gray	283	Magnetic bubble memories	Chung	75
High-sensitivity measurement—p-n junction leakage	Verkuil	370	Storage system error recovery	Patel	32
Implantation gettering for leakage reduction	Geipel	310	Structured programming		
Implanted source/drain junctions	Geipel	362	Grammar characterization of flow-graphs	Becerril	756
Mark detection for e-beam lithography	Davis	545	Superconductivity		
Near-ideal Si-SiO ₂ interfaces	Kasprzak	348	Josephson computer technology: logic and memory	Matisoo	113
One-device FET random-access memory cell	Rideout	339	Josephson computer technology: research project	Anacker	107
Optical lift-off	Hatzakis	452	Systems architecture		
RAM redundancy	Fitzgerald	291	Josephson main memory	Guéret	155
SAMOS memory technology	Larsen	268	Josephson signal processor	Tsui	243
Semi-ROX gate reliability	Ormond	353	Test-pattern generation		
Silicon torsional scanning mirror	Petersen	631	PLA test-pattern generator	Eichelberger	15
VLSI device phenomena	Troutman	299			
VLSI yield model	Stapper	398			
I/N circuit/device technology	Bhattacharyya	378			
64K-bit FET random-access memory	Lo	318			