






(4-18-ABH)

































































The Multipurpose Bias Device* Part I The Commutator Transistor

An article on the design and development of the Rutz commutator transistor will be included in a subsequent issue of the IBM Journal of Research and Development.

Abstract: It is suggested that multipurpose devices will provide economy in both number and assortment of basic computer building blocks. A study is made of the Rutz commutator transistor largely in application to three-input, one-output logical situations. A basis is thereby provided for a more general analysis to be published at a later date.

General introduction

In 1938, Shannon indicated a correlation of truth-functional expressions with electrical circuits. Since that time much effort has been made to devise general mechanical procedures for simplifying logical formulas. One major difficulty, however, is the limited application of proposed solutions. Techniques which minimize expressions formed from one set of functions may not prove relevant if another set is assumed. As a result, the primary logical problem is to decide which groups of truth-functional elements are desired rather than to formulate rules of simplification for a given set.

The correspondent practical concern is to determine which types of physical device, correlative with logical particles, can be expected to serve as efficient building blocks for machines. Material considerations are especially pertinent. It is, for example, quite advantageous to diminish the number of devices used. On the other hand, it is important to minimize the kinds of machine element required.

If many different classes of devices are available, each type accomplishing a different truth-functional connective, the number of devices requisite for a given situation should prove relatively small. If, however, the variety of machine elements is so limited that only a few logical particles are achieved directly, the number of devices needed may prove unduly large.

The alternative we wish to suggest is that multipurpose devices be used. A multipurpose logic device is

Portions of this paper were presented to the International Symposium on Theory of Switching at Harvard University, April 4, 1957.

one which can be adjusted to realize directly a diversity of truth-functional elements. Economy in both number and assortment of basic machine building blocks might then be obtained. Ease of adjustment is, of course, prerequisite.

A bias device is one which achieves its logical functions by on-and-off biasing of inputs. An input is said to be biased if it is so fixed as to be always on or always off. Since the latter method of adaptation is both direct and flexible, multipurpose bias devices are of much interest.

A full adder can be regarded as a multipurpose bias device. Consider the following table:

p	\boldsymbol{q}	r	SUM	CARRY
1	1	1	1	1
0	1	1	0	1
1	0	1	0	1
0	0	1	1	0
1	1	0	0	1
0	1	0	1	0
1	0	0	1	0
0	0	0	0	0

'p', 'q', and 'r' may be thought of as denoting the three variable inputs. 'SUM' and 'CARRY' indicate the sum and carry respectively. The eight possible input states are shown symbolically by the three columns of 1's and 0's on the left. For example, the top horizontal row signifies that all three inputs are on, since 1 is assigned in every case. The next row down signifies that the first input is off and the other two on, since 0 is assigned to 'p', and 1 to 'q' and 'r'. The columns under 'SUM' and 'CARRY', which indicate the resultant outputs, are functions of the three variable inputs. As the table shows, 1 is assigned to 'SUM' if and only if one or three of the variable inputs are on. If exactly two or three of the variable inputs are on, 1 is assigned to 'CARRY'.

It should be noted that the logic of the present discussion is 2-valued, in that 1 and 0 are the only two values assigned throughout. Such terms as singulary, binary, ternary, quaternary, on the other hand, are used here to denote the number of variable inputs.

Let us suppose the input represented by 'r' is so adjusted as to be always off. Then 'p' and 'q' indicate the only variable inputs. Under such conditions, as the bottom half of the table shows, 'SUM' is assigned 1 if and only if 1 is assigned to either 'p' or 'q', but not both. The binary exclusive 'or' (symbolized ' \forall ') is thus achieved. Further, as the table records, 'CARRY' is assigned 1 just in that single case where 1 as assigned to both 'p' and 'q'. The connective 'and' (symbolized ' \bullet ') is therefore realized.

Suppose, however, the input represented by r is so regulated that it is always on. The top half of the table

reveals that 1 is assigned to 'SUM' just in those cases where both 'p' and 'q' receive like assignments of 1 or 0. The binary function 'if-and-only-if' (symbolized ' \equiv ') is thus accomplished. On the other hand, 'CARRY' is assigned 0 just in that case where both 'p' and 'q' are assigned 0. The inclusive 'or' (symbolized 'V') is therefore realized.

The singulary operator 'not' (symbolized '—') is obtained by biasing two of the inputs. If constant 0's are assigned to 'q' and constant 1's to 'r', 'p' will represent the only variable input. Under such conditions, as the table indicates in the third and fourth rows down, 'p' and 'SUM' will in every case receive opposite assignments of 1 and 0.

There is considerable advantage in generating ' \forall ' and ' \equiv '. The two connectives can in many cases be substituted into an already minimized expression assembled logically from '-', ' \bullet ', and ' \forall ' in such a way as to reduce the number of full binary functions required; a full binary connective is one which cannot be reduced to a singulary function. In fact, ' \forall ' and ' \equiv ' are the only two of all the possible binary connectives which can be so used. The expression ' $-(p \bullet q) \bullet (p \lor q)$ ', for example, can be written simply as ' $p \forall q$ '; and the expression ' $(p \bullet q) \lor -(p \lor q)$ ', as ' $p \equiv q$ '.

An appropriate interchange of ' \forall ' and ' \equiv ' will also enable many denial signs to be removed. Any expression or part of an expression in which ' \forall ' and ' \equiv ' are the only non-singulary functions found is equivalent to some expression of equal length from which '-' has been eliminated. ' $(\bar{p} \forall q) \equiv r$ ', for example, is equivalent to ' $(p \equiv q) \equiv r$ '.

It should further be noted that the ternary connectives 'SUM' and 'CARRY' can each be used to reduce in size many formulas assembled exclusively from singulary and binary truth-functional elements. For example, where 'p', 'q' and 'r' represent the three variable inputs, 'CARRY' is equivalent to the expression ' $(q \circ r) \forall (p \circ (q \forall r))$ '. Consequently, it can be seen that devices which achieve directly functions involving more than two variable inputs are of substantial interest.

R. F. Rutz, of these laboratories, has developed a two-collector transistor which not only operates as a full adder, but can also be adjusted to achieve directly the binary functions 'neither-nor' and 'not-both' (symbolized $'\downarrow$ ' and '|' respectively). ' \downarrow ' is assigned 1 just in that case where both component variables are assigned 0. '|' is assigned 0 just in that case where both component variables are assigned 1. Since all of the full binary commutative connectives are obtained (' \bullet ',' \vee ',' \vee ',' \equiv ',' \downarrow ',','|'), we may suitably describe the device as an absolute binary commutator (see Fig. 1, p. 122).

The addition of ' \downarrow ' and ' \mid ' will in no case permit a reduction in the number of full binary connectives requisite for an already minimized expression. Their use will, of course, in many cases permit a reduction in the number of denial signs needed. The formula ' $\bar{p} \cdot (q \lor r)$ ', for example, is equivalent to the expression ' $p \downarrow (q \downarrow r)$ '.

The binary commutator is patently a versatile logical

element. Consequently, a careful study of its truth-functional potentialities will do much to indicate the capacity of multipurpose building blocks as such. Also, a basis will be provided for comparison with other devices.

In Part I, which follows immediately, we examine the commutator, largely in application to three-input, one-output situations. We do not consider the transistor's physical performance, since a separate paper will be published by Rutz in a forthcoming issue of this journal.

0

1

0

1

0

0

0

0

0

1

0

1

0

0

 \boldsymbol{G}

Part I The commutator transistor

 $(r \lor (p \cdot q))$ 0 1 1 1 0 1 1 0 1 1 0 1 1 0 0 0 0 1 1 D 0 1 1 O 1

It should be noted, however, that the adaptation to achieve '\' or '|' involves more than mere biasing of inputs. Load resistances, for example, may be modified.

In Parts II and III, to be published later, we shall present a brief analysis of the relative logical efficiency of different types of many-variable functions. We shall then attempt to formulate a more general philosophy of "multipurpose logic", and to suggest possible lines of future investigation.

Application to total three-variable functions

From the schematic letters 'p', 'q', and 'r', an infinite number of different truth-functional formulas can be assembled. These can be broken down, however, into 256 non-overlapping groups of equivalent expressions. A convenient way of labeling these groups, which we shall call basic groups, is needed.

Consider the following expression and skeleton truth table:

Part of the table is arbitrary and part not. Starting deliberately with an assignment of 1 to each schematic letter occurrence, we have alternated 1 and 0 singly under 'p', in pairs under 'q', and in fours under 'r'. The column under ' \forall ', the main connective, shows that ' $p \forall (r \lor (p \cdot q))$ ', taken as a whole, is assigned 1 in exactly three cases: first, where 0 is assigned to 'p', and 1 to 'q' and 'r'; second, where 0 is assigned to 'p' and 'q' and 1 to 'q'; third, where 1 is assigned to 'p', and 0 to 'q' and 'r'.

The column of letters at the right of the table, that is, 'B', 'D', and 'G', indicates the method of labelling to be used. 'p', 'q', and 'r' can be selected to represent the variables of any three-input situation. 1's and 0's can be assigned to schematic letters in the arbitrary manner just shown. Under such truth-table stipulations, an expression ϕ will be logically equivalent to 'p \forall (r \lor $(p \cdot q)$)' if and only if ϕ is assigned 1 in just the second, fourth, and seventh rows down. The eight truth-table rows, in order from the top, can aptly be designated by the letters 'A', 'B', 'C', 'D', 'E', 'F', 'G', and 'H'. The label 'BDG', then, will be understood to denote the whole class of expressions which, under the specific conditions, are assigned 1 in the three rows designated by 'B', 'D', and 'G'. In such a manner, 255 of the 256 basic groups can be provided with unique labels. The one remaining group, in which the resultant truth-table columns contain no 1's whatsoever, can be appropriately labelled '-- (ABCDEFGH)'.

We shall now present as Table 1 an extended list of truth-functional expressions correlative with electrical circuits. As will be evident, no more than three, and in most cases one or two, Rutz binary commutators are needed to handle the purely logical ingredient of any

three-input, one-output situation.

It should be emphasized that no prior inversion of signals is presupposed, since we wish every relevant logical operation to be patent. All 256 cases need not be considered, however. The 256 groups earlier described can be conveniently reclassified as eighty non-overlapping interchange groups. An interchange group is a collection of expressions which are said to be interchange equivalent. A formula ϕ is interchange equivalent to a formula ψ if and only if either of the following conditions is realized: (1) ϕ is truth-functionally equivalent to ψ ; (2) there is a formula ϕ' , truth-functionally equivalent to ψ , from which ϕ can be obtained by mere permutation of schematic letters. For example, the expression ' $\bar{p} \cdot q \cdot r$ ' is truth-functionally equivalent to the expression ' $p \downarrow (q \mid r)$ '. From the latter, ' $q \downarrow (p \mid r)$ ' can be obtained by permuting 'p' and 'q'. Therefore, although

In Table 1, the graphic symbols ' and ' are used in place of 'SUM' and 'CARRY', respectively. Unless otherwise shown, 'p', 'q', and 'r' are understood to denote the three inputs of an unbiased commutator.

A modified notation, such as ' $p \cdot q$ $p \cdot r$ ', stipulates that ' $p \cdot q$ ', 'p', and 'r' represent the three inputs. The inscription ' $p \cdot q$ ', ' $p \cdot q$ ', ' $p \cdot q$ ' merely signifies that both the sum and carry of a given transistor are utilized. For example, the expression ' $p \cdot q$ ' indicates the application of two commutators. The sum and carry of the first, which is unbiased, serve as the two variable inputs for the second, which is biased to realize ' $p \cdot q$ '.

The number of transistors requisite for the logic of the different expressions in Table 1 can easily be determined. One need simply count the occurrences of '—', '•', 'V', ' \forall ', ' \equiv ', ' \downarrow ', ' \mid ', 'and ' \mid ', For example, the expression ' $(r \equiv (p \lor q)) \bullet \cdots (p \bullet q)$ ' would require five transistors; , \mid \mid $(p \bullet q)$ ', three. The column headed 'MRCE' (Minimum-Rutz-Commutator-Equivalent) records the smallest number of transistors determined for each guide basic group. It is assumed, of course, that the relatively trivial — (ABCDEFGH) and ABCDEFGH require no commutators.

One further point should be mentioned. The term 'three-input situation' has been understood throughout to denote any situation involving no more than three types of variable input. The same variable input may be used, therefore, a number of times. For example, the expression $(q \cdot p) \downarrow (q \forall r)$ ' shows that the input symbolized by 'q' is used twice. Since inputs are also needed for 'p' and 'r', a physical realization of the expression in question would require four signal loads. A signal load is

not logically equivalent, ' $\tilde{p} \cdot q \cdot r$ ' and ' $q \downarrow (p \mid r)$ ' are interchange equivalent.

One addendum is necessary, however. To simplify the discussion, we assume that the formulas in question may contain vacuous equivalent parts. ' $p \lor \bar{q}$ ', for instance, is taken as interchange equivalent to ' $p \lor \bar{r}$ ', since the two can be represented in turn as follows: ' $(p \lor \bar{q}) \cdot (r \lor \bar{r})$ ' and ' $(p \lor \bar{r}) \cdot (q \lor \bar{q})$ '.

Every interchange group is composed of one, three, or six of the 256 basic groups. Examination of any one of the latter will serve for the total interchange group of which that one is a part, since the results obtained can be adjusted by a straightforward permutation of schematic letters to the other basic groups involved. In each case, however, we shall consider only the guide basic group, that is, the basic group having the earliest label in alphabetic order.

merely one use of a variable input. For each guide basic group, the column headed 'SLE' (Signal-Load-Equivalent) records the signal loads necessary for the simplified expression demanding the least number of transistors.

Reduction of signal loads and feedback circuits

As Table 1 reveals, three commutators are required in only twenty-six of the eighty cases. The remaining fifty-four can be achieved with less than three. No tacit inversion of signals has been presupposed, and only one kind of logical device has been assumed. We have not weighed, however, the extralogical equipment needed. It is felt that the latter, by comparison with other approaches, should not prove too considerable, since the purely logical elements involved are so few. In particular, we have not specified how the logic is accomplished in time, and have not indicated possible time delays.

Several pertinent questions, however, still remain. In setting up Table 1, our chief concern was to minimize the transistors necessary for each guide basic group. Little attention was given to signal loads. As the table shows, thirty of the eighty minimal circuits require extra signal loads. In Schematic Diagram 1, therefore, no extra signal loads are permitted; and a re-examination is made of the thirty load-redundant situations.

Some new notation must now be introduced. Consider the following inscriptions: '\(\overline{\text{V}}\)', '\(\overline{\text{V}}\)', '\(\overline{\text{V}}\)', '\(\overline{\text{V}}\)', 'designates a commutator biased to achieve '\(\overline{\text{M}}\) and '\(\overline{\text{V}}\)', '\(\overline{\text{V}}\)', 'designates a commutator biased to achieve '\(\overline{\text{M}}\) and '\(\overline{\text{V}}\)', '\(\overline{\text{V}}\)' is realized at the output graphically portrayed by the upper horizontal arrow. '\(\overline{\text{V}}\)' is obtained at the other output. Should only one of the two outputs be required, the superfluous arrow need not, of course, be recorded. The

Guide Basic Group	First Simplification	↓ Simplification	Simplification	Simplification	Interchange Equivalents	MRCE	SLI
(ABCDEFGH)	p• p̃					0	0
2) A	$p \cdot q \cdot r$				4.5	2	3
3) B	$\bar{p} \cdot q \cdot r$		$p \downarrow (q \mid r)$		C, E	2	3
4) D	$-(p \lor q) \cdot r$	$r \cdot (p \downarrow q)$			F, G	2	3
5) H	$-(p \lor q \lor r)$	$p \downarrow (q \lor r)$					
5) AB	$q \cdot r$				AC, AE	1 2	2
7) AD	$r \cdot (p \equiv q)$				AF, AG	2	3
8) AH 9) BC	$(p \equiv q) \cdot (p \equiv r)$ $r \cdot (p \forall q)$			= ٔ	BE, CE	2	3
10) BD	p • r				BF, CD, CG, EF, EG	2	2
					GE DE	2	4
11) BG	$(p \forall q) \cdot (p \forall r)$	n ((a + + x)		$\downarrow \downarrow \rightarrow \forall p$	CF, DE CH, EH	2	3
12) <i>BH</i> 13) <i>DF</i>	$\hat{p} \cdot (q \equiv r)$ $\tilde{p} \cdot (q \forall r)$	$p \downarrow (q \forall r)$ $p \downarrow (q \equiv r)$			DG, FG	2	3
14) <i>DH</i>	$-(p \lor q)$	$p \downarrow q = r$			FH, GH	1	2
15) ABC	$r \cdot (p \lor q)$, , ,			ABE, ACE	2	3
16) (PP				$0\downarrow q$ q	ARE ACD ACC AFE AFG	2	4
16) <i>ABD</i> 17) <i>ABG</i>	$r \cdot (\bar{p} \lor q)$,	$q \rightarrow q$	ABF, ACD, ACG, AEF, AEG ACF, ADE	3	4
18) ABH	$(p \lor q) \cdot (q \equiv r)$ $r \equiv (q \lor (p \cdot \bar{r}))$,	$(\longrightarrow p) \equiv$	ACH, AEH	3	4
19) ADF	$(p \equiv (q \cdot r)) \cdot (q \vee r)$		($(q \lor r)$	ADG, AFG	3	5
20) ADH	$p \equiv (q \cdot (\bar{p} \vee r))$			(AFH, AGH	3	4
				([, //) =	DEE CEC	2	. 3
21) <i>BCD</i> 22) <i>BCE</i>	$r \cdot - (p \cdot q)$		$r \cdot (p \mid q)$		BEF, CEG	3	5
22) BCE 23) BCF	$(p \forall (q \cdot r)) \cdot (q \lor r)$ $q \forall (p \cdot (q \lor r))$			L	BCG, BDE, BEG, CDE, CEF	3	4
24) <i>BCH</i>	$q \lor (p \cdot (q \lor r))$ $(r \equiv (p \lor q)) \cdot - (p \cdot q)$	$(r \forall (p \lor q)) \downarrow (p \cdot q)$	1)	$\downarrow (p \cdot q)$	BEH, CEH	3	5
25) BDF	$\vec{p} \cdot (q \lor r)$	$p \downarrow (q \downarrow r)$,	- VF 9/	CDG, EFG	2	3
26) BDG	$p \forall (r \lor (p \cdot q))$	1.4			BFG, CDF, CFG, DEF, DEG	3	4
27) BDH	$\bar{p} \cdot (\bar{q} \vee r)$	$p\downarrow(q\cdot\bar{r})$			BFH, CDH, CGH, EFH, EGH	3 3	3 4
28) <i>BGH</i> 29) <i>DEG</i>	$-(q \cdot p) \cdot (q \equiv r)$	$(q \cdot p) \downarrow (q \lor r)$	a)	\Box $\cdot (p \mid q)$	CFH, DEH	3	5
29) <i>DFG</i> 30) <i>DFH</i>	$(r \forall (p \lor q)) \cdot - (p \cdot q) - (p \lor (q \cdot r))$	$(r \equiv (p \lor q)) \downarrow (p \cdot q)$ $p \downarrow (q \cdot r)$	4)	$(p \mid q)$	DGH, FGH	2	3
30) DI 11	$-(p \vee (q \cdot r))$	p + (q • r)					
31) ABCD	r			\Box	ABEF, ACEG	0	I
32) ABCE	$(q \cdot r) \ \forall \ (p \cdot (q \ \forall \ r))$		n \	L	1200 1200 1200 1600	1	3
33) ABCF	$r \equiv (p \lor (q \equiv r))$			$q q \xrightarrow{r}$	ABCG, ABDE, ABEG, ACDE,	2	4
34) <i>ABCH</i>	$a = (a \lor a)$				ACEF ABEH, ACEH	2	3
35) <i>ABDF</i>	$r \equiv (p \lor q)$ $(q \cdot r) \equiv p \lor (q \equiv r))$			p = 1	ACDG, AEFG	2	3
	$\frac{(q+r)-p+(q-r)}{}$			^q r 1 1 +			
36) <i>ABDG</i>	$r \forall (p \cdot \bar{q})$		р.	$q p \rightarrow r$	ABFG, ACDF, ACFG, ADEF,	2	4
					ADEG	•	
37) <i>ABDH</i>	$(q \lor p) \cong (q \cdot r)$				ABFH, ACDH, ACGH, AEFH,	3	4
38) <i>ABGH</i>	. = .				AEGH ACFH, ADEH	1	2
39) ADFG	$q \equiv r$ $p \forall q \forall r$			\Box	ACI II, ADEII	1	3
40) ADFH	$p \equiv (q \cdot r)$				ADGH, AFGH	2	3
41) 2025						2	3
41) <i>BCDE</i> 42) <i>BCDF</i>	$r \forall (p \cdot q)$				BCEF, BCEG BCDG, BDEF, BEFG, CDEG,	3	4
42) BCDI	$(q \lor r) \lor (p \cdot q)$				CEFG	_	•
43) BCDH	$(p \cdot q) \forall (r \lor (p \equiv q))$			\vec{p} \vec{q}	BEFH, CEGH	3	3
44) BCEH	$(p \forall q) \equiv r$			7-1-1-3		2	3
45) BCFG	$p \forall q$				BDEG, CDEF	1	2
46) BCFH	n = (5.5 m)		q J	, r	BCGH, BDEH, BEGH, CDEH,	2	4
TO) BCI'II	$p \equiv (\bar{q} \cdot r)$		-	p = q	CEFH	~	
47) BDFG	$p \forall (q \lor r)$				CDFG, DEFG	2	3
48) BDFH	p (q v) p				CDGH, EFGH	'n	. 1
49) BDGH	$p \forall (r \lor (p \equiv q))$				BFGH, CDFH, CFGH, DEFH,	3	4
	•				DEGH		
50) DFGH	$(q \cdot r) \equiv (p \cdot (q \forall r))$			<u>)</u>		2	3
51) ABCDE	r V (p • q)				ABCEF, ABCEG	2	3
52) ABCDF	$r \lor (\bar{p} \cdot q)$		P	$q \rightarrow q \rightarrow$	ABCDG, ABDEF, ABEFG,	2	4
				<i>r</i> ——	ACDEG, ACEFG		
53) ABCDH	$r \lor - (p \lor q)$	$r \lor (p \downarrow q)$			ABEFH, ACEGH	2	3
54) ABCEH	$(r \equiv (p \lor q)) \lor (p \cdot q)$			$\prod (p \mid q)$	ARRES (CREE	3	5
55) ABCFG	$(p \cdot r) \lor (p \lor q)$				ABDEG, ACDEF	3	4
56) ABCFH	$r \equiv (p \lor (q \cdot r))$				ABCGH, ABDEH, ABEGH,	3	4
					ACDEH, ACEFH		
57) ABDFG	$(p \forall (q \forall r)) \forall (q \cdot r)$			$\bigvee (q \cdot r)$	ACDFG, ADEFG	3	5
58) ABDFH	$\bar{p} \lor (q \cdot r)$		P		ACDGH, AEFGH	2	3
59) <i>ABDGH</i>	$q \equiv (r \cdot (p \lor q))$				ABFGH, ACDFH, ACFGH,	3	4
60) ADECH	(n=(ac=)) V (=V)	(n = (a)) \ / (a. 1	-)	TV(-1-)	ADEFH, ADEGH	3	5
60) ADFGH	$(p \equiv (q \cdot r)) \lor - (q \lor r)$	$(p \equiv (q \cdot r)) \lor (q \downarrow$					
61) BCDEF	$(\bar{q} \cdot p) \lor (q \forall r)$		($\bigvee p) \forall \downarrow$	BCDEG, BCEFG	3	4
62) BCDEH	$(r \forall (p \boldsymbol{\cdot} q)) \vee -\!\!\!\!\!-\!$	$(r \forall (p \cdot q)) \lor (p \downarrow q)$	<i>q</i>)	\bigcap $(p \lor q)$	BCEFH, BCEGH	3	5
63) BCDFG	$(\vec{p} \cdot r) \lor (p \lor q)$		(+r) ∀ •	BDEFG, CDEFG	3	4
64) BCDFH	$\bar{p} \lor (\bar{q} \cdot r)$		$p \mid (q \vee \bar{r})$		BCDGH, BDEFH, BEFGH,	3	3
65) BORGH	(-W.5 H.4 H. :	7.1 NH 2.22			CDEGH, CEFGH		
65) BCFGH	$-(p \lor r) \lor (p \lor q)$	$(p \downarrow r) \lor (p \lor q)$			BDEGH, CDEFH	3	
66) BDFGH	$-(p \cdot (p \vee r))$		$p \mid (q \lor r)$		CDFGĤ, DEFGH	2	3
67) ABCDEF	$q \vee r$				ABCDEG, ABCEFG	1	1
68) ABCDEH	$r \lor (p \equiv q)$				ABCEFH, ABCEGH	2	:
69) ABCDFG	$r \lor (p \lor q)$				ABDEFG, ACDEFG	2	:
70) ABCDFH	ρ∨r				ARCDOM ADDEED ADDECT	, ,	








Figure 1 The Rutz commutator transistor

Shown here is a "hook" collector version which will perform binary full addition and other logical operations.




symbol ' \bigvee ' indicates that ' \bigvee ' is obtained at the upper-arrow output; '·' is realized at the lower. ' \bigvee ', on the other hand, delineates a transistor biased to achieve ' \bigvee '. For example, where 'p' represents the sole variable input, ' \bar{p} ' is realized at the upper-arrow output; and the 'p' itself, at the lower. ' \bigvee ' and ' \bigvee ' as the two notations show, designate transistors adapted to achieve ' \bigvee ' and ' \bigvee ' respectively.

Consider the following graphic expression:



From the discussion just concluded, it can be seen that ' $\bar{q} \equiv p$ ', 'r', and 'q' represent the three variable inputs of the commutator denoted by ' \Box ____'. Simple truthtable analysis will reveal that, for such components, the ternary connective ' \Box _____' generates an expression with the label 'ABCF'.

Next, let us examine a different formula:



It is clear that ' $q \cdot r$ ' and ' $p \downarrow (q \forall r)$ ' represent the two variable inputs of the transistor symbolized ' \square '. Since 'V' functions as the main connective, an expression with the label 'ABH' is obtained.

One final point should be touched. The thirty expressions which comprise Schematic Diagram 1 are numbered in consecutive order by the numeral preceding the first dash of their respective headings. The numeral and label following the first dash indicate which guide basic group of Table 1 is under consideration.

It can be seen, that, if no redundant signal loads are allowed, three commutators are still sufficient for all but the five starred cases: that is, 8-23-BCF, 10-26-BDG, 18-49-BDGH, 22-56-ABCFH, and 24-59-ABDGH. These five, insofar as we have determined, require four transistors.

An additional problem of some interest concerns the applicability of Table 1 and Schematic Diagram 1 to full adders of a different type from the Rutz binary commutator. It is clear from the Introduction that the latter device, although quite simple, is logically more versatile

than the usual full adder in that it can be adjusted to achieve '\u03c4' and '\u03b4'. Every expression in Table 1 or Schematic Diagram 1, however, which does not contain '\u03c4' or '\u03b4' can be accomplished along the lines already indicated through the use of any kind of full adder.


A direct examination of the two tables reveals that three full adders as such, not necessarily commutators, are sufficient to handle seventy-eight of the eighty guide basic groups. In fact, less than three are adequate in thirty-five cases. The two remaining groups, BDH and BCDFH, can be realized with four full adders. It might be noted, however, that, if either one of the connectives ' \downarrow ' or ' \mid ' were added, the two groups in question could be achieved with only three physical devices. Table 1 records ' $p \downarrow (q \cdot \bar{r})$ ' for BDH, and ' $p \mid (q \lor \bar{r})$ ' for BCDFH. The two groups can also be accomplished respectively by the unlisted expressions which follow:

$$-\left(\begin{array}{ccc} q \downarrow r & & \\ & p & & \\ & & q & \\ \end{array}\right)$$

$$-\left(\begin{array}{ccc} q \mid r & & \\ & p & & \\ & & q & \\ \end{array}\right)$$

A further question of some importance concerns the use of commutator hookups involving feedback. These often possess unique logical properties.


Consider the following expression:



If 0 is assigned to 'p' and 1 to 'q', an oscillatory situation arises. The graphic arrow ' \subseteq ', symbolizing both an output and an input, cannot consistently be allotted either 1 or 0. If 1 is assigned, simple reflection shows that 0 is generated at the arrow in question. If 0 is assigned, 1 is obtained. There is thus a fluctuation between 1 and 0, so that any physical counterpart of the above expression would presumably oscillate.


A great many commutator feedback circuits are of an oscillatory nature. The input conditions which lead to

oscillation vary from hookup to hookup. Consider, for example, the two graphic formulas below:



The first expression involves fluctuation just in that case where 1 is assigned to 'p' and 0 to 'q' and 'r'. For the second expression, two input states entail fluctuation: first, where 0 is assigned to 'q', and 1 to 'p' and 'r'; second, where 0 is assigned to 'r', and 1 to 'p' and 'q'.

Another somewhat distinctive characteristic of feedback hookups can be seen from the following non-oscillatory expression:





If either 'p' or 'q' is assigned 1, clearly both of the connecting output-input arrows, that is, ' \longrightarrow ' and ' \longrightarrow ', must be allotted 1. Should 'p' and 'q' be assigned 0, however, an unusual circumstance arises. The two arrows in question can with full consistency receive like assignments of 1 or 0; 1 will tend to perpetuate 1, and 0, 0. Since the two output arrows (inscribed ' \rightarrow ') are in part a function of ' \longrightarrow ' and ' \longrightarrow ', this formula, as against the formulas of earlier sections, is logically ambiguous.


Let us imagine, however, a physical realization of the foregoing expression. The circuit may be so fixed that, before each new group of signals, all of the non-feedback inputs, including biases, are cut off, that is, reset-to-zero.


The two wires, graphically represented by ' \rightarrow ' and ' \rightarrow ', will also cut off, and stay off for the trouble-some input condition correlative with the assignment of 0 to 'p' and 'q'. As a result, the suggested circuit can receive a definitive truth-table representation.

There are many such ambiguous feedback expressions, some oscillatory and some not. As the circuit application varies, however, the need for zero-reset may or may not prove disadvantageous. The formulas listed below are typical. We have indicated, after each output arrow, the basic group obtained on the assumption of zero-reset. The starred cases are of most interest.









124

It should be remembered that in Table 1 three commutators, as against two, were needed to achieve either *ABDFG* or *ABCFG*. In Diagram 1, where no extra signal loads were admitted, four commutators were necessary for either *ABCFH* or *ABDGH*.

Ambiguous feedback circuits without zero-reset should not be disregarded, however. Such hookups are indeterminate, but only insofar as their immediate condition is a function of more than the concurrent non-feedback inputs. The prior logical state of the circuit is also relevant. As a result, memory is involved.


Let us suppose, for example, that the eight feedback formulas already encountered in this section represent eight circuits so operated that input signals follow one another without break. If a list of the temporally ordered signals correlative with assignments of 1 or 0 to p', q', and r' were provided, it is possible that we might for each step determine the progressive logical states of the hookup. In some cases, a signal might be trapped in the feedback lines at one time step which would influence the operation of the circuit at another. The added property of memory might then be used to advantage.

A somewhat analogous possibility can be seen from the following:



If 0 is assigned to 'p' and 1 to 'q', the feedback arrow ' must fluctuate between 1 and 0. Let us assume however, a physical realization of the above. The circuit as a whole might be so adjusted that a properly shaped input signal could activate the line symbolized ' and terminate before oscillation begins. The line in question would then contain a self-perpetuating on signal. This signal, combined with a later on signal at either of the two external inputs would generate a positive signal at the output symbolized ' \rightarrow '. Such a hookup, if it could actually be made to work, would function somewhat like a flip-flop. The use of two variable inputs, as against one, however, might permit a more extended application.

Consider, for example, the circuit indicated below:




Let us suppose that the positive input signals are regulated in the manner just described and that they occupy uniform time steps. For each time step, the inputs represented by 'p' and 'q' might both receive a positive signal. Positive signals would then be generated at the output symbolized ' \longrightarrow ' three out of every four time steps.

One further topic will be mentioned briefly in this section. The Rutz commutator is a single-emitter, amplitude-sensitive device. It has been described as having three inputs; and, in fact, three separate input wires are directed into the emitter when it is used as a commutator. The action of the transistor is a function of the amplitude of the input signal. Consider the table below, which is a variation of the table shown in the Introduction:

p	\boldsymbol{q}	r	CAR	RY SUM
0	0	0	0	0
0	0	1		
0	1	0	0	1
1	0	0		
0	1	1		
1	0	1	1	0
1	1	0		
1	1	1	1	1

It can be seen that the 'SUM' and 'CARRY' outputs, taken together, represent the first four binary numbers as a result of the superposition of the amplitudes of the input signals. Note that the three cases where only one input is on, which are distinguishable from a logical point of view, are lumped together as giving the same binary number output. This is also the case where exactly two inputs are on.

Consider, then the following expression:



The output denoted by 'X' will be on if and only if exactly one, three, five, or seven of the external inputs (symbolized '---') are on. The output denoted by 'Y' will be on if and only if exactly two, three, six, or seven


of the inputs are on. The output denoted by 'Z' will be on if and only if four or more of the inputs are on. This information is recorded in the table below:

Inputs On	Z	Y	X
None	0	0	0
One	0	0	1
Two	0	1	0
Three	0	1	1
Four	1	0	0
Five	1	0	1
Six	1	1	0
Seven	1	1	1

It can be seen that the first eight binary numbers are accomplished.

"Black-box" arrangements

Another possible use of the Rutz transistor is in the fabrication of larger building blocks which are themselves multipurpose elements. Consider the arrangement suggested below:



The three symbolized full adders can be placed inside an imaginary "black box" with six wires entering and three coming out. An apt selection of input wires to carry biases and variable inputs will enable the box in question to accomplish numerous logical operations. In fact, as Table 2 will show, more than half of the eighty guide basic groups of Table 1 can be achieved without extra signal loads.


In Table 2, the column headed 'Code Equivalent' requires some explanation. The six input wires are symbolized and ordered by the circled numerals above. The code designation ' $p \ q \ 1 \ r \ 0 \ 0 \ Y$ ', opposite the label 'A', signifies that guide basic group A is obtained at the output denoted by 'Y'. The input conditions are also speci-

fied. 'p', 'q', and 'r' represent the variable inputs at the first, second, and fourth wires respectively. The third wire receives a positive bias; the fifth and sixth wires, a negative one.

From Table 2 it can be seen that the fixed combination just shown (typical of many such arrangements) is adequate without extra signal loads for forty-five of the eighty guide basic groups. Thirty-three of the groups obtained represent full ternary functions.

It should be noted, however, that the adjustments to achieve the various logical functions are external. Consequently, the Rutz transistor operates merely as a full adder, and is not alternatively adapted to realize '\u03c4' or '\u03c4'.

Next, let us examine a different expression shown graphically below:



The hookup indicated is adequate for all eighty guide basic groups, if extra signal loads are permitted in twentytwo cases. Table 3 will provide the particulars.

The column headed 'Code Equivalent' is, of course, similar to that of Table 2. The twenty-two special cases are starred. We have not listed the concurrent outputs, but these can be easily determined by the reader.

It is probable that even more effective combinations of three or four Rutz transistors can be worked out. Nevertheless, the two examples taken do indicate the broad adaptability of such "black-box" arrangements. We have not listed the quaternary nor quinary connectives patently obtainable, but we have illustrated in some detail the cumulative way in which many-variable functions include lesser ones. It is the latter logical phenomenon which underlies the great versatility of multipurpose bias devices.

In closing Part I, the author wishes to thank R. F. Rutz for his generous assistance. A. Cobham, H. Fleisher, M. K. Haynes, L. P. Hunter, R. W. Landauer, and J. A. Swanson have made many helpful suggestions.

126

Table 2 Generation of Functions by Arrangement No. 1

Guide Basic Group	Code Equivalent	t Concurrent Outputs	Guide Basic Group	Code Equivalent	Concurrent Outputs
(1) — (ABCDEFGH)	p q 0 r 0 0 Y	X ABCFG, Z BCDE	(44) <i>BCEH</i>	p q r 0 0 1 X	Y ADFG, Ż ABCE
(2) A	pq1r00Y	X BCDEH, Z DEFG	(45) BCFG	p 1 0 q 0 1 Z	X CG, Y ABDEFH
(3) B	p 1 0 q r 0 Y	X ACDEFH, Z ADFG	(46) <i>BCFH</i>	q 1 0 r 1 p X	Y ACDEG, Z ABGH
(6) AB	$q\ 0\ 0\ 0\ 0\ r\ { m Y}$	X CDEF, Z — (ABCDEFGH)	(47) BDFG	q r 1 p 0 1 Z	X ADF, Y ABCEGH
(7) AD	p q 1 0 0 r Y	X BCEH, Z ABCEFG	(48) <i>BDFH</i>	p 1 0 0 0 0 X	Y - (ABCDEFGH), ZACEG
(8) AH	p q r 1 0 1 X	Y ABCDEFG, Z DFGH	(50) <i>DFGH</i>	p q r 1 0 1 Z	X AH, Y ABCDEFG
(9) BC	$p \neq 0 \mid 0 \mid 0 \mid r \mid Y$	X ADFG, Z AE	(51) <i>ABCDE</i>	$r \ 0 \ 0 \ p \ q \ 1 \ \mathrm{Y}$	X AFGH, Z BCFG
(10) <i>BD</i>	$p \ 1 \ 0 \ 0 \ 0 \ r \ \mathbf{Y}$	X ACFH, Z ACEG	(52) <i>ABCDF</i>	p 1 0 q 1 r Y	X BEGH, Z ADEH
(11) <i>BG</i>	p 1 0 q r 1 X	Y ABCDEFH, Z ADFG	(55) <i>ABCFG</i>	$p \neq 0 \mid r \mid 0 \mid 1 \mid Y$	X DEH, Z BCDE
(14) <i>DH</i>	1 1 1 p q 0 X	Y ABCEFG, Z ADEH	(57) <i>ABDFG</i>	q r 0 p 1 0 X	Y CE, Z ADFH
(15) ABC	p q 0 1 0 r Y	X DEFG, Z BCDFGH	(62) <i>BCDEH</i>	p q 1 r 0 0 X	Y A, Z DEFG
(16) ABD	p 1 0 q 0 r Y	X CEFH, Z BCFG	(65) <i>BCFGH</i>	p q 1 r 1 0 X	Y ADE, Z ABCH
(17) ABG	q r 1 p 1 1 X	Y ABCDEFGH, Z ACEH	(67) ABCDEF	q 1 1 1 1 r Y	X ABGH, Z ABCDEFGH
(19) ADF	q r 1 p 0 1 X	Y ABCEGH, Z BDFG	(68) ABCDEH	p q 1 r 0 1 Y	X AFG, Z DEFG
(24) <i>BCH</i>	p q 0 r 1 1 X	Y ABCDEFG, Z AFGH	(69) ABCDFG	p q 0 1 1 r Y	X BCEH, Z AE
(28) BGH	q r 0 p 0 1 X	Y ACDEF, Z BCEG	(70) <i>ABCDFH</i>	p 1 0 1 1 r Y	X BDEG, Z ACEG
(31) ABCD	r 1 0 0 0 0 Z	X EFGH, Y — (ABCDEFGH)	(71) ABCFGH	r 1 0 p q 0 X	YE,ZADFG
(32) ABCE	p 0 0 q 1 r Y	X ADFG, Z CDGH	(73) BCDEFG	p q r 1 0 0 X	Y A, Z DFGH
(34) <i>ABCH</i>	p q 1 r 1 1 Z	X ADE, Y ABCDEFGH	(75) BCDFGH	p q 0 1 0 1 Z	X DH, Y ABCEFG
(38) <i>ABGH</i>	q 1 0 r 1 p Z	X BCFH, Y ACDEG	(76) ABCDEFG	p q 0 r 1 1 Y	X BCH, Z AFGH
(39) ADFG	p 1 0 q r 1 Z	X BG, Y ABCDEFH	(77) ABCDEFH	p 1 0 q r 1 Y	XBG, ZADFG
(40) ADFH	q r 0 p 1 1 Z	X CEH, Y ABCDEFG	(80) ABCDEFGH	pq1r11Y	X ADE, Z ABCH
(41) BCDE	p q 0 r 0 0 Z	X ABCFG, Y — (ABCDEFGH)		- -	

Table 3 Generation of Functions by Arrangement No. 2

Guide Basic Group	Code Equivalent	Guide Basic Group	Code Equivalent
(1) — (<i>ABCDEFGH</i>)	100pqr00Z	(41) BCDE	0 0 0 p q r 0 0 Y
(2) A	100pqr00X	*(42) BCDF	p q r q 0 r 0 1 Y
(3) B	0 0 0 p 1 q r 0 X	(43) BCDH	r 1 0 p q 1 0 0 Y
*(4) D	pqrr0p1qW	(44) BCEH	p q 1 r 0 0 0 0 W
*(5) H	p q 0 p q r 1 1 W	(45) BCFG	000p0r0qW
(6) AB	$0\ 0\ 0\ q\ 0\ p\ 0\ r\ { m X}$	(46) BCFH	$0\ 0\ 0\ r\ 1\ q\ 0\ p\ W$
(7) AD	pq1r0000Y	(47) BDFG	100 <i>qrp</i> 00Y
(8) AH	$p\ 0\ 0\ q\ r\ 1\ 0\ 1\ W$	(48) <i>BDFH</i>	p 0 0 1 0 0 0 0 W
(9) BC	0 0 0 <i>p q r</i> 1 0 X	*(49) BDGH	p q r 1 0 r 0 p W
(10) BD	p 1 0 r 0 0 0 0 Y	(50) <i>DFGH</i>	p 0 0 q r 1 0 1 Y
(11) BG	000p1qr1W	(51) ABCDE	0 0 0 1 0 p q r X
(12) BH	qr0p1100Y	(52) ABCDF	000p1q1rX
(13) DF	qr1p1100Y	*(53) ABCDH	$1\ 0\ 0\ q\ r\ p\ 1\ q\ W$
(14) DH	$1\ 0\ 0\ p\ q\ 1\ 0\ 0\ { m Y}$	*(54) ABCEH	p 1 0 q r p 0 0 W
(15) ABC	000pq10rX	(55) ABCFG	000pqr01X
(16) ABD	0 0 0 p 1 q 0 r X	(56) ABCFH	p 1 0 r 0 q 0 1 X
(17) ABG	$1\ 0\ 0\ q\ r\ p\ 1\ 1\ W$	(57) ABDFG	000qrp10W
*(18) ABH	$1\; 0\; 0\; q\; r\; p\; 0\; p\; W$	(58) <i>ABDFH</i>	p 1 0 0 0 q r 1 X
(19) ADF	$1\ 0\ 0\ q\ r\ p\ 0\ 1\ W$	(59) <i>ABDGH</i>	r 1 0 q 1 p 1 0 W
*(20) ADH	r00pqr11W	*(60) ADFGH	p 1 0 q r p 1 0 W
*(21) BCD	$0\ 0\ 0\ q\ r\ p\ 0\ q\ W$	*(61) BCDEF	000qrp1pW
*(22) BCE	p 1 0 q r p 1 0 X	(62) BCDEH	100pqr00W
(23) BCF	p 1 0 q 1 r 1 0 X	*(63) BCDFG	r00pqr00W
(24) <i>BCH</i>	000pqr11W	*(64) BCDFH	q 10p0r0qW
(25) BDF	p 1 0 1 1 q r 0 X	(65) BCFGH	100pqr10W
(26) BDG	r 1 0 p 0 q 0 1 W	*(66) BDFGH	p 1 0 q 1 r 1 q W
*(27) BDH	$q \ 1 \ 0 \ p \ 1 \ r \ 1 \ q \ W$	(67) ABCDEF	qr100000Z
(28) BGH	000qrp01W	(68) ABCDEH	100pqr01X
*(29) DFG	0 0 0 p q r 0 r W	(69) ABCDFG	pq0r1000Y
*(30) DFH	$p\ 1\ 0\ r\ 0\ q\ 0\ r\ W$	(70) ABCDFH	p 1 0 r 1 0 0 0 Y
(31) ABCD	$0\ 0\ 0\ p\ 0\ r\ 0\ q\ { m Y}$	(71) ABCFGH	000r1pq0W
(32) <i>ABCE</i>	p q r 0 0 0 0 0 Z	(72) ABDFGH	q r 0 p 1 1 0 0 W
*(33) ABCF	q 1 0 p 1 r 0 q X	(73) BCDEFG	$p\ 0\ 0\ q\ r\ 1\ 0\ 0\ W$
(34) <i>ABCH</i>	100pqr10Y	(74) BCDEFH	qr1p1100W
(35) <i>ABDF</i>	p 1 0 q r 0 0 0 Y	(75) BCDFGH	100pq100W
(36) <i>ABDG</i>	p 1 0 q 1 r 1 0 Y	(76) ABCDEFG	0 0 0 p q r 1 1 X
*(37) ABDH	p q r q 0 p 1 r Y	(77) ABCDEFH	000p1qr1X
(38) <i>ABGH</i>	q 10r0000W	*(78) ABCDFGH	p q r r 1 p 0 q W
(39) ADFG	0 0 0 p 1 q r 0 Y	*(79) BCDEFGH	p q 1 p q r 0 0 W
(40) ADFH	000qrp10Y	(80) ABCDEFGH	1 1 0 p q r 0 0 Z

Bibliography

The first chapter of W. V. Quine's Mathematical Logic (revised edition, Harvard University Press, 1951) will provide to the reader unacquainted with logic all the information necessary to understand the foregoing discussion. Some of the more interesting works which bear upon the application of elementary logic to the design of circuits are the following:

- 1. C. E. Shannon, "A Symbolic Analysis of Relay and Switching Circuits," *Transactions of the AIEE*, **57**, 713 (1948).
- 2. Staff of the Computation Laboratory, Synthesis of

- Electronic Computing and Control Circuits, Harvard University Press, 1951.
- 3. Keister, Ritchie, and Washburn, *The Design of Switching Circuits*, D. Van Nostrand Co., 1951.
- Goodell, Sobociński, and others, a series of papers dealing with typical logical particles which can be assembled machine-wise to generate the whole class of truth-functional elements, *The Journal of Comput*ing Systems, 1, nos. 1-4 (1953-4).

Received December 28, 1956