

## Interrupt Level Status Words

Interrupt Level	Interrupt Vector Storage Location	Interrupt Level Status Word Bits															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	00008 (Hex 0008)	The 1442 is the only device that causes an interrupt to level 0. A sense interrupt command is not required to identify the device.															
1	00009 (Hex 0009)	1132 Printer	SCA														
2	00010 (Hex 000A)	Single Disk Storage						SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device
		1131 Disk Storage	2310 Drive 1	2310 Drive 2	2310 Drive 3	2310 Drive 4											
3	00011 (Hex 000B)	1627 Plotter	SAC Device	SAC Device	SAC Device	2250 Display	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device
4	00012 (Hex 000C)	1134 PTR and 1055 PTP	Console Printer/Keyboard	1442 Card Read/Punch	2501 Card Reader	1403 Printer	1231 OMPR	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device
5	00013 (Hex 000D)	Program Stop Key	Interrupt Run Mode	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device

## Device Status Words

Device	Device Code	Device Status Word Bits															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Program Stop Key and Interrupt Run Mode	00111	Program Stop Key * ⑤	Interrupt Run Mode * ⑤														
Console Keyboard and Console Printer	00001	Printer Service Response * ④	Keyboard Response * ④	Interrupt Request * ④	0-Keyboard 1-Console Entry	Printer Busy	Printer Not Ready	Keyboard Busy									
Synchronous Communications Adapter	01010	Read Response * ①	Write Response * ①	Check	Timeout * ①	Auto Answer Request ** ①	Busy	Enabled	Ready	Receive Run							
Disk Storage 1131 Disk Storage 2310 Drive 1 2310 Drive 2 2310 Drive 3 2310 Drive 4	00100 10001 10010 10011 10100	Data Error	Operation Complete * ②	Disk Not Ready	Disk Busy (R/W or Carriage)	Carriage Home										Sector Count	Sector Count
1132 Printer	00110	Read Emitter Response * ①	Skip Response * ①	Space Response * ①	Carriage Busy	Print Scan Check	Not Ready	Printer Busy									
Paper Tape Units 1055 Punch 1134 Reader	00011		Reader Response * ④		Punch Response * ④	Reader Busy	Reader Not Ready	Punch Busy	Punch Not Ready								

\* Causes an interrupt to the interrupt level shown in the circle.  
\*\* Auto Answer Request causes an interrupt only if the SCA has been Enabled.

## Device Status Words

Device	Device Code	Device Status Word Bits																
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
1231 Optical Mark Page Reader	01000	Read Response * ④	Timing Mark Error * ④	Read Error * ④	Master Data	OP Complete Response * ④	OK to Select	Feed Busy	Document Selected by OMPR	Test Timing Mark Chk. Busy	Hopper Empty					Read Busy	Busy	Not Ready
1442 Card Read Punch/Card Punch	00010	Read Response * ①	Punch Response * ①	Error Check	Last Card	Operation Complete * ④				Feed Check (Read Station)							Busy	Not Ready or Busy
1403 Printer	10101	Parity Check	Transfer Complete Interrupt * ④	Print Complete Interrupt * ④	Carriage Interrupt * ④			Print (Ring) Check	Sync Check				Carriage Channel 9	Carriage Channel 12	Carriage Busy	Printer Busy	1403 Not Ready	
1627 Plotter	00101	Plotter Response * ③															Busy	Not Ready
2250 Display Unit	11001	Order Controlled Interrupt * ③	Keyboard Interrupt * ③	Detect Interrupt * ③	Cycle Steal Check * ③	Detect Status	Reserved	Reserved	Light Pen Switch Status	Busy	Character Mode	Point Mode	Reserved	Reserved	Reserved	Address Displacement	Address Displacement	
2501 Card Reader	01001			Error Check	Last Card	Operation Complete * ④											Busy	Not Ready or Busy

\* Causes an interrupt to the interrupt level shown in the circle.

## Data Word Formats

Data Word	Data Word Bits															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Single Precision Word	Sign 0 = + 1 = -	Data Bits														
Double Precision Word Even Address (EA)	Sign 0 = + 1 = -	Data Bits														
Odd Address (EA+1)	Data Bits															
Console Keyboard	Character Code											End of Field (EOF)	Backspace (←)	Erase Field		
Console Printer	Character Code											U/L Case 1 = Upper 0 = Lower	0 = Control 1 = Print			
Synchronous Communications Adapter	Data Character for 6-bit Level					Data Character for 7-bit Level					Data Character for 8-bit Level					
Disk Storage Word 1131 or 2310	Data Bits															
1132 Printer	Character from Read Emitter															
Card Input (Load Mode)	Bit from Card Row 12	Bit from Card Row 11	Bit from Card Row 0	Bit from Card Row 1	Bit from Card Row 2				Bit from Card Row 3	Bit from Card Row 3	Bit from Card Row 4	Bit from Card Row 5	Bit from Card Row 6	Bit from Card Row 7	Bit from Card Row 8	Bit from Card Row 9
Card Input/Output (Normal)	Bit from Card Row 12	Bit from Card Row 11	Bit from Card Row 0	Bit from Card Row 1	Bit from Card Row 2	Bit from Card Row 3	Bit from Card Row 4	Bit from Card Row 5	Bit from Card Row 6	Bit from Card Row 7	Bit from Card Row 8	Bit from Card Row 9				

## Data Word Formats and 2250 Display Order Formats

Data Word or 2250 Display Order Word	Data Word or Display Order Word Bits															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1627 Plotter	Pen Movement Code															
Paper Tape Input (Load Mode)	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1
Paper Tape Input/Output (Normal Mode)	Bit from Channel 8	Bit from Channel 7	Bit from Channel 6	Bit from Channel 5	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1								
1231 Input Word	Input Segment 1 (Odd)							Input Segment 2 (Even)							Parity Bit Segment 1	Parity Bit Segment 2
1403 Output Word		Parity Bit First Data Character	First Character Data Code						Parity Bit 2nd Data Character	Second Character Data Code						
Set Graphic Mode Vector (SGMV) Point (SGMP)	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	V/P 0 = Vector 1 = Point
Long Absolute XY, 1st Word Beam On (DBA) Beam Off (MBA)	0	1	0	Beam Bit 1 = On 0 = Off	X Coordinate											
2nd Word	Y Coordinate															
Short Absolute X/Y Beam On (DBAX or DBAY) Beam Off (MBA X or MBA Y)	0	1	1	Beam Bit 1 = On 0 = Off	X/Y Bit 1 = Y 0 = X	X (0 in Bit 4) or Y (1 in Bit 4) Coordinate										
Incremental XY Beam On (DBI) Beam Off (MBI)	1	X Sign Bit 1 = Minus 0 = Plus	X Increment (ΔX)					Beam Bit 1 = On 0 = Off	Y Sign Bit 1 = Minus 0 = Plus	Y Increment (ΔY)						
Set Character Mode Basic (SCMB), Large (SCML)	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0 = Basic 1 = Large

## 2250 Stroke Data Word Format and 2250 Control Order Formats

2250 Stroke Data Word or Control Order Word	Stroke Data Word or Control Order Word Bits															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Stroke Data Word Beam On (DBS) Beam Off (MBS)	Length Bit	Stroke 1 X Coordinate			Beam Bit 1 = On 0 = Off	Stroke 1 Y Coordinate			Revert Bit	Stroke 2 X Coordinate			Beam Bit 1 = On 0 = Off	Stroke 2 Y Coordinate		
Character Control Word (CS) Subscript No-Operation Null Superscript New Line	Function Code: 000 = Subscript ----- 0 010 = No-Operation ----- 0 010 = Null ----- 1 100 = Superscript ----- 0 111 = New Line ----- 1															
Short Branch (GSB)	0	0	0	Address												
Long Branch/Interrupt, 1st Wd Unconditional (GB) Unconditional, Ext. (GBE) Conditional (GBC) Conditional, Ext. (GBCE) Unconditional Int. (GI) Conditional Interrupt (GIC)	0	0	1	0	1/8 Bit 0 = Int. 1 = Branch	N Bit 0 = Execute 1 = 2-Word No-Op	1/A Bit 0 = Direct Addressing 1 = Indirect Addressing	0	0	0	0	0	0	0	Detect Bit 1 = Light Pen Detect Condition	Switch Bit 1 = Light Pen Switch Condition
2nd Word	Address or Program ID Data															
Set Pen Mode Set Pen Mode (SPM) 1-Word No-Op (GNOP)	0	0	1	1	0	0	0	1					1 = Enable Light Pen Detects	1 = Disable Light Pen Detects	1 = Enable Light Pen Interrupts	1 = Disable Light Pen Interrupts
Start Timer (STMR)	0	0	1	1	0	1	0	0								
Revert (RVT)	0	0	1	1	0	1	1	0								
Store Revert Register, 1st Wd 2nd Word	Revert Register Storage															



### Instruction Set

Hexadecimal	Load and Store Instructions
	<u>Load Accumulator (LD) 11000</u>
C0XX	Contents of CSL at EA (I+DISP) are loaded into A
C1XX	Contents of CSL at EA (XR1+DISP) are loaded into A
C2XX	Contents of CSL at EA (XR2+DISP) are loaded into A
C3XX	Contents of CSL at EA (XR3+DISP) are loaded into A
C400XXXX	Contents of CSL at EA (Addr) are loaded into A
C500XXXX	Contents of CSL at EA (Addr+XR1) are loaded into A
C600XXXX	Contents of CSL at EA (Addr+XR2) are loaded into A
C700XXXX	Contents of CSL at EA (Addr+XR3) are loaded into A
C480XXXX	Contents of CSL at EA (V in CSL at Addr) are loaded into A
C580XXXX	Contents of CSL at EA (V in CSL at "Addr+XR1") are loaded into A
C680XXXX	Contents of CSL at EA (V in CSL at "Addr+XR2") are loaded into A
C780XXXX	Contents of CSL at EA (V in CSL at "Addr+XR3") are loaded into A
	<u>Load Double (LDD) 11001</u>
C8XX	Contents of CSL at EA (I + DISP) and EA+1 are loaded into A and Q
C9XX	Contents of CSL at EA(XR1 + DISP) and EA+1 are loaded into A and Q
CAXX	Contents of CSL at EA (XR2 + DISP) and EA+1 are loaded into A and Q
CBXX	Contents of CSL at EA (XR3 + DISP) and EA+1 are loaded into A and Q
CC00XXXX	Contents of CSL at EA (Addr) and EA+1 are loaded into A and Q
CD00XXXX	Contents of CSL at EA (Addr+XR1) and EA+1 are loaded into A and Q
CE00XXXX	Contents of CSL at EA (Addr+XR2) and EA+1 are loaded into A and Q
CF00XXXX	Contents of CSL at EA (Addr+XR3) and EA+1 are loaded into A and Q
CC80XXXX	Contents of CSL at EA (V in CSL at Addr) and EA+1 are loaded into A and Q
CD80XXXX	Contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 are loaded into A and Q
CE80XXXX	Contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 are loaded into A and Q
CF80XXXX	Contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 are loaded into A and Q
	<u>Store Accumulator (STO) 11010</u>
D0XX	Contents of A are stored in CSL at EA (I+DISP)
D1XX	Contents of A are stored in CSL at EA (XR1+DISP)
D2XX	Contents of A are stored in CSL at EA (XR2+DISP)
D3XX	Contents of A are stored in CSL at EA (XR3+DISP)
D400XXXX	Contents of A are stored in CSL at EA (Addr)
D500XXXX	Contents of A are stored in CSL at EA (Addr+XR1)
D600XXXX	Contents of A are stored in CSL at EA (Addr+XR2)
D700XXXX	Contents of A are stored in CSL at EA (Addr+XR3)
D480XXXX	Contents of A are stored in CSL at EA (V in CSL at Addr)
D580XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr+XR1")
D680XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr+XR2")
D780XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr+XR3")
	<u>Store Double (STD) 11011</u>
D8XX	Contents of A and Q are stored in CSL at EA (I+DISP) and EA+1
D9XX	Contents of A and Q are stored in CSL at EA (XR1 +DISP) and EA+1
DAXX	Contents of A and Q are stored in CSL at EA (XR2 +DISP) and EA+1
DBXX	Contents of A and Q are stored in CSL at EA (XR3 +DISP) and EA+1
DC00XXXX	Contents of A and Q are stored in CSL at EA (Addr) and EA+1
DD00XXXX	Contents of A and Q are stored in CSL at EA (Addr+XR1) and EA+1
DE00XXXX	Contents of A and Q are stored in CSL at EA (Addr+XR2) and EA+1
DF00XXXX	Contents of A and Q are stored in CSL at EA (Addr+XR3) and EA+1
DC80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at Addr) and EA+1
DD80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr+XR1") and EA+1
DE80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr+XR2") and EA+1
DF80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr+XR3") and EA+1

### Instruction Set

Hexadecimal	Load and Store Instructions
	<u>Load Index (LDX) 01100</u>
60XX	Load DISP into the Instruction Register
61XX	Load DISP into Index Register 1
62XX	Load DISP into Index Register 2
63XX	Load DISP into Index Register 3
6400XXXX	Load Addr into the Instruction Register
6500XXXX	Load Addr into Index Register 1
6600XXXX	Load Addr into Index Register 2
6700XXXX	Load Addr into Index Register 3
6480XXXX	Load contents of CSL at Addr into the Instruction Register
6580XXXX	Load contents of CSL at Addr into Index Register 1
6680XXXX	Load contents of CSL at Addr into Index Register 2
6780XXXX	Load contents of CSL at Addr into Index Register 3
	<u>Store Index (STX) 01101</u>
68XX	Store I in CSL at EA (I+DISP)
69XX	Store XR1 in CSL at EA (I + DISP)
6AXX	Store XR2 in CSL at EA (I + DISP)
6BXX	Store XR3 in CSL at EA (I + DISP)
6C00XXXX	Store I in CSL at EA (Addr)
6D00XXXX	Store XR1 in CSL at EA (Addr)
6E00XXXX	Store XR2 in CSL at EA (Addr)
6F00XXXX	Store XR3 in CSL at EA (Addr)
6C80XXXX	Store I in CSL at EA (V in CSL at Addr)
6D80XXXX	Store XR1 in CSL at EA (V in CSL at Addr)
6E80XXXX	Store XR2 in CSL at EA (V in CSL at Addr)
6F80XXXX	Store XR3 in CSL at EA (V in CSL at Addr)
	<u>Store Status (STS) 00101</u>
28XX	Store status of indicators in CSL at EA (I+DISP)
29XX	Store status of indicators in CSL at EA (XR1+DISP)
2AXX	Store status of indicators in CSL at EA (XR2+DISP)
2BXX	Store status of indicators in CSL at EA (XR3+DISP)
2C00XXXX	Store status of indicators in CSL at EA (Addr)
2D00XXXX	Store status of indicators in CSL at EA (Addr+XR1)
2E00XXXX	Store status of indicators in CSL at EA (Addr+XR2)
2F00XXXX	Store status of indicators in CSL at EA (Addr+XR3)
2C80XXXX	Store status of indicators in CSL at EA (V in CSL at Addr)
2D80XXXX	Store status of indicators in CSL at EA (V in CSL at "Addr+XR1")
2E80XXXX	Store status of indicators in CSL at EA (V in CSL at "Addr+XR2")
2F80XXXX	Store status of indicators in CSL at EA (V in CSL at "Addr+XR3")
	<u>Load Status (LDS) 00100</u>
2000	Set CARRY and OVERFLOW indicators OFF
2001	Set OVERFLOW ON and CARRY OFF
2002	Set OVERFLOW OFF and CARRY ON
2003	Set CARRY and OVERFLOW indicator ON

### Key to Symbols Used in the Instruction Set

Symbol	Meaning	Symbol	Meaning
A	Accumulator (ACC)	I	Contents of the instruction register (IAR)
Q	Accumulator Extension (EXT)	V	Value
Addr	Contents of the address portion of a two-word instruction	XR1	Contents of Index Register 1
CSL	Core Storage location	XR2	Contents of Index Register 2
DISP	Contents of the displacement portion of a one-word instruction	XR3	Contents of Index Register 3
EA	Effective address	X	Hexadecimal value can be 0-F
EA+1	Next higher address from EA	*	Hexadecimal values that have limits

### Instruction Set

Hexadecimal	Arithmetic Instructions
	<u>Add (A) 10000</u>
80XX	Add contents of CSL at EA (I+DISP) to A
81XX	Add contents of CSL at EA (XR1+DISP) to A
82XX	Add contents of CSL at EA (XR2+DISP) to A
83XX	Add contents of CSL at EA (XR3+DISP) to A
8400XXXX	Add contents of CSL at EA (Addr) to A
8500XXXX	Add contents of CSL at EA (Addr+XR1) to A
8600XXXX	Add contents of CSL at EA (Addr+XR2) to A
8700XXXX	Add contents of CSL at EA (Addr+XR3) to A
8480XXXX	Add contents of CSL at EA (V in CSL at Addr) to A
8580XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR1") to A
8680XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR2") to A
8780XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR3") to A
	<u>Add Double (AD) 10001</u>
88XX	Add contents of CSL at EA (I+DISP) and EA+1 to A and Q
89XX	Add contents of CSL at EA (XR1+DISP) and EA+1 to A and Q
8AXX	Add contents of CSL at EA (XR2+DISP) and EA+1 to A and Q
8BXX	Add contents of CSL at EA (XR3+DISP) and EA+1 to A and Q
8C00XXXX	Add contents of CSL at EA (Addr) and EA+1 to A and Q
8D00XXXX	Add contents of CSL at EA (Addr+XR1) and EA+1 to A and Q
8E00XXXX	Add contents of CSL at EA (Addr+XR2) and EA+1 to A and Q
8F00XXXX	Add contents of CSL at EA (Addr+XR3) and EA+1 to A and Q
8C80XXXX	Add contents of CSL at EA (V in CSL at Addr) and EA+1 to A and Q
8D80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 to A and Q
8E80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 to A and Q
8F80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 to A and Q
	<u>Subtract (S) 10010</u>
90XX	Subtract contents of CSL at EA (I+DISP) from A
91XX	Subtract contents of CSL at EA (XR1+DISP) from A
92XX	Subtract contents of CSL at EA (XR2+DISP) from A
93XX	Subtract contents of CSL at EA (XR3+DISP) from A
9400XXXX	Subtract contents of CSL at EA (Addr) from A
9500XXXX	Subtract contents of CSL at EA (Addr+XR1) from A
9600XXXX	Subtract contents of CSL at EA (Addr+XR2) from A
9700XXXX	Subtract contents of CSL at EA (Addr+XR3) from A
9480XXXX	Subtract contents of CSL at EA (V in CSL at Addr) from A
9580XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") from A
9680XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR2") from A
9780XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A
	<u>Subtract Double (SD) 10011</u>
98XX	Subtract contents of CSL at EA (I+DISP) and EA+1 from A and Q
99XX	Subtract contents of CSL at EA (XR1+DISP) and EA+1 from A and Q
9AXX	Subtract contents of CSL at EA (XR2+DISP) and EA+1 from A and Q
9BXX	Subtract contents of CSL at EA (XR3+DISP) and EA+1 from A and Q
9C00XXXX	Subtract contents of CSL at EA (Addr) and EA+1 from A and Q
9D00XXXX	Subtract contents of CSL at EA (Addr+XR1) and EA+1 from A and Q
9E00XXXX	Subtract contents of CSL at EA (Addr+XR2) and EA+1 from A and Q
9F00XXXX	Subtract contents of CSL at EA (Addr+XR3) and EA+1 from A and Q
9C80XXXX	Subtract contents of CSL at EA (V in CSL at Addr) and EA+1 from A and Q
9D80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 from A and Q
9E80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 from A and Q
9F80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 from A and Q
	<u>Multiply (M) 10100</u>
A0XX	Multiply contents of CSL at EA (I+DISP) by A
A1XX	Multiply contents of CSL at EA (XR1+DISP) by A

### Instruction Set

Hexadecimal	Arithmetic Instructions
A2XX	Multiply contents of CSL at EA (XR2+DISP) by A
A3XX	Multiply contents of CSL at EA (XR3+DISP) by A
A400XXXX	Multiply contents of CSL at EA (Addr) by A
A500XXXX	Multiply contents of CSL at EA (Addr+XR1) by A
A600XXXX	Multiply contents of CSL at EA (Addr+XR2) by A
A700XXXX	Multiply contents of CSL at EA (Addr+XR3) by A
A480XXXX	Multiply contents of CSL at EA (V in CSL at Addr) by A
A580XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A
A680XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A
A780XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A
<u>Divide (D) 10101</u>	
A8XX	Divide A and Q by contents of CSL at EA (I+DISP)
A9XX	Divide A and Q by contents of CSL at EA (XR1+DISP)
AAXX	Divide A and Q by contents of CSL at EA (XR2+DISP)
ABXX	Divide A and Q by contents of CSL at EA (XR3+DISP)
AC00XXXX	Divide A and Q by contents of CSL at EA (Addr)
AD00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR1)
AE00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR2)
AF00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR3)
AC80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at Addr)
AD80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR1")
AE80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR2")
AF80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR3")
<u>Logical And (AND) 11100</u>	
E0XX	AND contents of CSL at EA (I+DISP) with A
E1XX	AND contents of CSL at EA (XR1+DISP) with A
E2XX	AND contents of CSL at EA (XR2+DISP) with A
E3XX	AND contents of CSL at EA (XR3+DISP) with A
E400XXXX	AND contents of CSL at EA (Addr) with A
E500XXXX	AND contents of CSL at EA (Addr+XR1) with A
E600XXXX	AND contents of CSL at EA (Addr+XR2) with A
E700XXXX	AND contents of CSL at EA (Addr+XR3) with A
E480XXXX	AND contents of CSL at EA (V in CSL at Addr) with A
E580XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR1") with A
E680XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR2") with A
E780XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR3") with A
<u>Logical Or (OR) 11101</u>	
E8XX	OR contents of CSL at EA (I+DISP) with A
E9XX	OR contents of CSL at EA (XR1+DISP) with A
EAXX	OR contents of CSL at EA (XR2+DISP) with A
EBXX	OR contents of CSL at EA (XR3+DISP) with A
EC00XXXX	OR contents of CSL at EA (Addr) with A
ED00XXXX	OR contents of CSL at EA (Addr+XR1) with A
EE00XXXX	OR contents of CSL at EA (Addr+XR2) with A
EF00XXXX	OR contents of CSL at EA (Addr+XR3) with A
EC80XXXX	OR contents of CSL at EA (V in CSL at Addr) with A
ED80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR1") with A
EE80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR2") with A
EF80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR3") with A
<u>Logical Exclusive Or (EOR) 11110</u>	
F0XX	EOR contents of CSL at EA (I+DISP) with A
F1XX	EOR contents of CSL at EA (XR1+DISP) with A
F2XX	EOR contents of CSL at EA (XR2+DISP) with A
F3XX	EOR contents of CSL at EA (XR3+DISP) with A
F400XXXX	EOR contents of CSL at EA (Addr) with A
F500XXXX	EOR contents of CSL at EA (Addr+XR1) with A
F600XXXX	EOR contents of CSL at EA (Addr+XR2) with A
F700XXXX	EOR contents of CSL at EA (Addr+XR3) with A
F480XXXX	EOR contents of CSL at EA (V in CSL at Addr) with A
F580XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A
F680XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A
F780XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR3") with A

### Instruction Set

Hexadecimal	Shift Instructions
<u>Shift Left Accumulator (SLA) 00010</u>	
10*X	Contents of A shift left the number of shift counts in DISP
1100	Contents of A shift left the number of shift counts in XR1
1200	Contents of A shift left the number of shift counts in XR2
1300	Contents of A shift left the number of shift counts in XR3
<u>Shift Left Accumulator and Extension (SLT) 00010</u>	
10*X	Contents of A and Q shift left the number of shift counts in DISP
1180	Contents of A and Q shift left the number of shift counts in XR1
1280	Contents of A and Q shift left the number of shift counts in XR2
1380	Contents of A and Q shift left the number of shift counts in XR3
<u>Shift Left and Count Accumulator (SLCA) 00010</u>	
10*X	Contents of A shift left the number of shift counts in DISP
1140	Contents of A shift left the number of shift counts in XR1
1240	Contents of A shift left the number of shift counts in XR2
1380	Contents of A shift left the number of shift counts in XR3
<u>Shift Left and Count Accumulator and Extension (SLC) 00010</u>	
10*X	Contents of A and Q shift left the number of shift counts in DISP
11C0	Contents of A and Q shift left the number of shift counts in XR1
12C0	Contents of A and Q shift left the number of shift counts in XR2
13C0	Contents of A and Q shift left the number of shift counts in XR3
<u>Shift Right Accumulator (SRA) 00011</u>	
18*X	Contents of A shift right the number of shift counts in DISP
1900	Contents of A shift right the number of shift counts in XR1
1A00	Contents of A shift right the number of shift counts in XR2
1B00	Contents of A shift right the number of shift counts in XR3
<u>Shift Right Accumulator and Extension (SRT) 00011</u>	
18*X	Contents of A and Q shift right the number of shift counts in DISP
1980	Contents of A and Q shift right the number of shift counts in XR1
1A80	Contents of A and Q shift right the number of shift counts in XR2
1B80	Contents of A and Q shift right the number of shift counts in XR3
<u>Rotate Right Accumulator and Extension (RTE) 00011</u>	
18*X	Contents of A and Q rotate right the number of counts in DISP
19C0	Contents of A and Q rotate right the number of counts in XR1
1AC0	Contents of A and Q rotate right the number of counts in XR2
1BC0	Contents of A and Q rotate right the number of counts in XR3

### Instruction Set

Hexadecimal	I/O Instructions
<u>Execute I/O (XIO) 00001</u>	
08XX	Execute IOCC in CSL at EA (I+DISP) and EA+1
09XX	Execute IOCC in CSL at EA (XR1+DISP) and EA+1
0AXX	Execute IOCC in CSL at EA (XR2+DISP) and EA+1
0BXX	Execute IOCC in CSL at EA (XR3+DISP) and EA+1
0C00XXXX	Execute IOCC in CSL at EA (Addr) and EA+1
0D00XXXX	Execute IOCC in CSL at EA (Addr+XR1) and EA+1
0E00XXXX	Execute IOCC in CSL at EA (Addr+XR2) and EA+1
0F00XXXX	Execute IOCC in CSL at EA (Addr+XR3) and EA+1
0C80XXXX	Execute IOCC in CSL at EA (V in CSL at Addr) and EA+1
0D80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR1") and EA+1
0E80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR2") and EA+1
0F80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR3") and EA+1


### Instruction Set

Hexadecimal	Branch Instructions
<u>Branch Or Skip On Condition (BSC or BOS) 01001</u>	
48*X	Skip the next one-word instruction if ANY condition is sensed
4C*XXXXXX	Branch to CSL at EA (Addr) on NO condition
4D*XXXXXX	Branch to CSL at EA (Addr+XR1) on NO condition
4E*XXXXXX	Branch to CSL at EA (Addr+XR2) on NO condition
4F*XXXXXX	Branch to CSL at EA (Addr+XR3) on NO condition
4C*XXXXXX	Branch to CSL at EA (V in CSL at Addr) on NO condition
4D*XXXXXX	Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition
4E*XXXXXX	Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition
4F*XXXXXX	Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition
<u>Branch And Store Instruction Register (BSI) 01000</u>	
40XX	Store next sequential address in CSL at EA (I+DISP) and Branch to EA+1
41XX	Store next sequential address in CSL at EA (XR1+DISP) and Branch to EA+1
42XX	Store next sequential address in CSL at EA (XR2+DISP) and Branch to EA+1
43XX	Store next sequential address in CSL at EA (XR3+DISP) and Branch to EA+1
44*XXXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr) and Branch to EA+1
45*XXXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR1) and Branch to EA+1
46*XXXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR2) and Branch to EA+1
47*XXXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR3) and Branch to EA+1
44*XXXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at Addr) and Branch to EA+1
45*XXXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR1") and Branch to EA+1
46*XXXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR2") and Branch to EA+1
47*XXXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR3") and Branch to EA+1
<u>Modify Index and Skip (MDX) 01110</u>	
70XX	Add expanded DISP to I (no skip can occur)
71XX	Add expanded DISP to XR1
72XX	Add expanded DISP to XR2
73XX	Add expanded DISP to XR3
74XXXXXX	Add expanded positive DISP to CSL at Addr (Add to memory)
7500XXXX	Add Addr to XR1
7600XXXX	Add Addr to XR2
7700XXXX	Add Addr to XR3
74XXXXXX	Add expanded negative DISP to CSL at Addr (Add to Memory)
7580XXXX	Add V in CSL at Addr to XR1
7680XXXX	Add V in CSL at Addr to XR2
7780XXXX	Add V in CSL at Addr to XR3
<u>Wait (WAIT) 00110</u>	
3000	WAIT until manual start or until completion of an interrupt subroutine







### Long Instruction Format



### Input/Output Control Command



### Short Instruction Format



### Cycle Steal Priority

Cycle-Steal Priority		
Priority	Cycle Steal Level	Device
1	0	Single Disk Storage
2	0	SAC (or 2250)
	1	Mpx 0 2310 Drive 1
	1	Mpx 1 2310 Drive 2
	1	Mpx 2 2310 Drive 3
	1	Mpx 3 2310 Drive 4
	1	Mpx 4 Reserved
	1	Mpx 5 Reserved
	1	Mpx 6 SAC II (or 2250)
	1	Mpx 7 1403
	1	Mpx 8 Reserved
	1	Mpx 9 Reserved
	1	Mpx 10 Reserved
	1	Mpx 11 Reserved
3	2	1132
4	3	2501

### Reserved

#### Core Storage Locations

Tag Bits	Core Storage Address (Decimal)	Description
00	--	Displacement
01	00001	Index Register 1
10	00002	Index Register 2
11	00003	Index Register 3
--	00008 - 00013	Interrupt Vectors
--	00032 - 00039	1132 Scan Field

### AND

### OR, EOR Operations

Core (B Reg) → Acc	Results in Acc		
	AND	OR	EOR
0 → 0 →	0	0	0
0 → 1 →	0	1	1
1 → 0 →	0	1	1
1 → 1 →	1	1	0

### Tag Bit Codes

Instructions	Tag Bits	Register/Operation
Load Index and Store Index	00 01 10 11	IAR XR 1 XR 2 XR 3
Shift Left and Shift Right	00 01 10 11	Disp XR 1 XR 2 XR 3
Modify Index and Skip F = 0	00 01 10 11	Disp Added to IAR Disp Added to XR 1 Disp Added to XR 2 Disp Added to XR 3
F = 1; IA = 0	00 01 10 11	Disp Added to C Add added to XR 1 Add added to XR 2 Add added to XR 3
F = 1; IA = 1	00 01 10 11	Disp added to C C added to XR 1 C added to XR 2 C added to XR 3

### BSC Condition Codes

Bit Position	Condition
10	ACC zero (Z)
11	ACC negative (-)
12	ACC positive, not zero (+)
13	ACC even (E)
14	Carry Indicator OFF (C)
15	Overflow Indicator OFF (O)

#### Short Instruction

Skip if any one condition is true. No-Op if all bits are zero.

#### Long Instruction

Branch if none of the conditions are true. Unconditional branch if all bits are zero.

### Decimal/Hexadecimal Conversion

16-Bit Word							
Bits 0, 1, 2, and 3		Bits 4, 5, 6, and 7		Bits 8, 9, 10, and 11		Bits 12, 13, 14, and 15	
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0
1	4,096	1	256	1	16	1	1
2	8,192	2	512	2	32	2	2
3	12,288	3	768	3	48	3	3
4	16,384	4	1,024	4	64	4	4
5	20,480	5	1,280	5	80	5	5
6	24,576	6	1,536	6	96	6	6
7	28,672	7	1,792	7	112	7	7
8	32,768	8	2,048	8	128	8	8
9	36,864	9	2,304	9	144	9	9
A	40,960	A	2,560	A	160	A	10
B	45,056	B	2,816	B	176	B	11
C	49,152	C	3,072	C	192	C	12
D	53,248	D	3,328	D	208	D	13
E	57,344	E	3,584	E	224	E	14
F	61,440	F	3,840	F	240	F	15

To find the decimal equivalent of a hexadecimal number, locate the hexadecimal number and its decimal equivalent for each hexadecimal position (four bits). Add the four decimal equivalents to obtain the decimal number. For example, the decimal equivalent of hexadecimal number FCCE is 64,718 (61,440 + 3,072 + 192 + 14).

To find the hexadecimal equivalent of a decimal number, locate the next lower decimal number in the chart. The corresponding hexadecimal digit is the first significant hexadecimal digit (any higher order hexadecimal digits are zero). Subtract the first decimal number used (in the chart) from the original decimal number. Use the difference obtained to determine the next hexadecimal digit. Subtract the second decimal number used (in the chart) from the first difference. Use the second difference to determine the next hexadecimal digit. Repeat this procedure until the complete hexadecimal number is determined. For example, the hexadecimal equivalent of decimal number 2,914 is 0B62 (high order = 0; 2,816 = B; 96 = 6; 2 = 2).

The maximum value shown on the chart is 65,535 (hexadecimal FFFF).

### Data Word Binary/Decimal Values

Bit Position	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Binary Value	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
Decimal Value	32,768	16,384	8,192	4,096	2,048	1,024	512	256	128	64	32	16	8	4	2	1

### Effective Address Computation

Tag Bits	F=0 (Direct Addressing)	F=1, IA=0 (Direct Addressing)	F=1, IA=1 (Indirect Addressing)
T=00	EA=Disp+IAR	EA=Add	EA=C/Add
T=01	EA=Disp+XR1	EA=Add+XR1	EA=C/(Add+XR1)
T=10	EA=Disp+XR2	EA=Add+XR2	EA=C/(Add+XR2)
T=11	EA=Disp+XR3	EA=Add+XR3	EA=C/(Add+XR3)

Disp = Contents of Displacement field of instruction.  
 Add = Contents of Address field of instruction.  
 C = Contents of Location specified by Add or Add+XR.

Note: For BSI add 1. This table does not apply to the MDX, LDX, STX, LDS, Shift or Wait instructions.

### BSC Control Sequences

Characters	Meaning
ENQ	Enquiry
SOH	Start of Heading
STX	Start of Text
DLE STX	Start of Transparent Text
ETB CRC-16*	End of Block
DLE ETB CRC-16	End of Transparent Block
ETX CRC-16	End of Text
DLE ETX CRC-16	End of Transparent Text
DLE ACK 1	Acknowledgement of Odd Record
DLE ACK 0	Acknowledgement of Even Record
NAK	Negative Acknowledgement
EOT	End of Transmission
DLE EOT	Disconnect Signal
SYN SYN	Synchronous Idle (Normal)
DLE SYN	Synchronous Idle (Transparent Text)

\* CRC-16 is a 16-bit cyclic check character accumulated from text and heading data.

### STR Control Sequences

Control Sequence	Control Character Sequence	
	Leader Character	Trailer Character
End of IDLE (EOI)*	CL	1 IDLE
Inquiry (Synchronized?)*	TL	INQ
Acknowledge (Synchronized)	CL	ACK 2
Telephone Sequence *	CL	TEL
Acknowledge Telephone *	CL	TEL
Start of Record 1 (SOR 1) 1st or odd numbered record	TL	SOR 1
Start of Record 2 (SOR 2) 2nd or even numbered record	TL	SOR 2
End of Transmittal Record (EOTR)	TL	LRC
Acknowledge Record 1	CL	ACK 1
Acknowledge Record 2	CL	ACK 2
Repeat Last Record (ERROR)	CL	ERR
Intermediate LRC**	GM	LRC
End of Transmission (EOT)*	CL	EOT
Acknowledge EOT*	CL	EOT

\*These sequences are always preceded by a 1.25 second transmission of IDLE characters.  
 \*\* This sequence may be required on some terminals e.g. 1013, 7701, 7702



International Business Machines Corporation  
 Data Processing Division  
 112 East Post Road, White Plains, N.Y. 10601  
 [USA Only]

IBM World Trade Corporation  
 821 United Nations Plaza, New York, New York 10017  
 [International]