

**DataGeneral**

---

---

**TECHNICAL  
STATEMENT**

---

---

TEXT LISTING

068-000309-04

PROGRAM

WRITABLE CONTROL STORE  
DIAGNOSTIC, PART B

TEXT TAPE

097-000309-04

ABSTRACT

THIS PROGRAM IS 2 OF 4 DESIGNED TO VERIFY THE OPERATION OF THE WRITABLE CONTROL STORE OPTION (WCS).

THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P. AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED.

0001 WCSB MACRO REV 06.20 14:21:21 08/30/77  
01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

0002 WCSB  
01  
03  
04  
05  
; TITLE WCSB  
; ECLIPSE WRITABLE CONTROL STORE TEST.  
PART 2

\*\*\*\*\*  
; NAME: WCSB.IX PART NUMBER: 097-000309  
; DESCRIPTION: WRITABLE CONTROL STORE DIAGNOSTIC, PART B  
; REVISION HISTORY:  
REV. DATE  
00 06/06/75  
01 12/19/75  
02 04/02/76  
03 08/06/76  
04 09/02/77  
; COPYRIGHT © DATA GENERAL CORPORATION, 1975, 1976, 1977  
; ALL RIGHTS RESERVED.  
\*\*\*\*\*

10003 WCSB

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ? THIS DIAGNOSTIC IS DESIGNED TO RUN IN AN
07 ? AUTO-LOAD AUTO-RUN ENVIRONMENT.
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ? THIS PROGRAM IS 1 OF 4 DESIGNED TO VERIFY THE
15 ? OPERATION OF THE WRITABLE CONTROL STORE OPTION (WCS).
16 ?
17 ?
18 ? THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P.
19 ? AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED.
20 ?
21 ?
22 ? THE LAST STEP IN THE TEST PROCEDURE SHOULD BE
23 ? THE EXECUTION OF ALL THE WCS TEST PROGRAMS WITH THE
24 ? CAT/KITTEN RUNNING IN THE BACKGROUND.
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?

```

10004 WCSB

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?

```

MACHINE REQUIREMENTS

2.0

2.1 ECLIPSE PROCESSOR (WILL NOT RUN ON S130 )

2.2 8K OF READ/WRITE MEMORY

2.3 TTY UK CKT

2.4 WCS OPTION IN PAGE 2

2.5 I-O TESTER (OPTIONAL)

2.6 FLOATING POINT UNIT (OPTIONAL)

PLEASE NOTE THAT FOR A COMPLETE TEST,SUCH AS IN FACTORY TEST,THE I-O TESTER AND THE FLOATING POINT UNIT MUST BE IN THE SYSTEM.

OPERATING PROCEDURE

3.0

3.1 LOADING

LOAD PROGRAM VIA THE BINARY LOADER.

3.2 START ADDRESS

SET SWITCHES TO 200 OCTAL.

PRESS START.

THE PROGRAM STARTS OUT BY PRINTING THE PROGRAM NAME AND REVISION NUMBER ALONG WITH THE EXISTENCE OF THE I/O TESTER AND/OR THE FLOATING POINT UNIT.

3.3 SWITCH SETTINGS

SWITCH 0 (0) = USE CONTENTS OF SWREG"

SWITCH 0 (1) = USE DATA SWITCHES

SWITCH 1 (1) = PROCEED FROM ERROR

SWITCH 2 (1) = INHIBIT PRINTOUT TO TTY

SWITCH 3 (1) = PRINT FAILURE RATE,ALSO THE # OF ITERATIONS FOR CURRENT TEST.

SWITCH 4 (1) = DO NOT PRINT PASS MESSAGE AT END OF TEST.

SWITCH 5 (1) = ENABLE PRINTOUT TO LPT

PLEASE NOTE THAT THE OPTION TO USE THE DATA SWITCHES OR THE CONTENTS OF "SWREG" MAY ONLY BE EXERCISED AT THE BEGINNING OF THE PROGRAM OR FOLLOWING AN ERROR HALT.

3.4 NORMAL OPERATION

PROGRAM WILL EXECUTE ALL TESTS IN SEQUENCE AND AUTOMATICALLY LOOP. IF SWITCH 4 IS RESET, A MESSAGE "PASS XXXX" WILL BE PRINTED AT THE END OF EACH PASS. XXXX IS THE PASS COUNT IN DECIMAL. IF SWITCH 4 IS SET, THE PASS COUNT WILL BE ACCUMULATED, BUT NOT PRINTED.

10005 WCSB

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

```

74.0 ERROR DESCRIPTION  
 4.1 NORMAL  
 UPON THE DETECTION OF AN ERROR, THE CARRY, PC AND THE AC'S WILL BE PRINTED AND THEN THE PROGRAM WILL LOOP ON THE FAILING TEST. THE ADDRESS OF THE TEST FAILING IS CONTAINED IN LOCATION 201. CONSULT THE LISTING FOR A DETAILED TEST DESCRIPTION. AND SET THE DATA SWITCHES AS DESIRED.  
 4.2 ABNORMAL  
 THERE ARE SEVERAL TYPES OF UNEXPECTED FAILURES WHICH WILL CAUSE A PROGRAM HALT. THEY ARE AS FOLLOWS:  
 UNEXPECTED INTERRUPT  
 STACK OVERFLOW OR UNDERFLOW  
 THE CAUSE OF ANY OF THESE FAILURES SHOULD BE CORRECTED BEFORE RESUMING TESTING.

5.0 PROGRAM DESCRIPTION  
 5.1 COMMON SUBROUTINE CALLS  
 THE DIAGNOSTIC IS COMPRISED OF A SERIES OF SHORT TESTS. BASICALLY, EACH TEST CONSISTS OF A SETUP PROCEDURE, ONE OR MORE EVALUATING CASES WITH ERROR CALLS, AND A LOOP CAPABILITY. EACH PARTICULAR TEST CASE IS DESCRIBED IN THE LISTING. THE COMMON ROUTINES FOR SETUP (SETUP), ERROR CALLS (EHALT), AND LOOP (LOOP) ARE DESCRIBED HERE ALONG WITH OTHER COMMONLY USED ROUTINES.  
 SETUP  
 EACH TEST BEGINS WITH A CALL TO SETUP. THIS ROUTINE SETS THE LOOP ADDRESS, RESETS CERTAIN ERROR SWITCHES AND ITERATION COUNTS, AND INITIALIZES THE USER STACK. IT ALSO LOADS ALL OF WCS RAM WITH A ONE WORD MICRO ROUTINE WHICH SIMPLY RETURNS TO XOP1+1.  
 EHALT  
 THIS ROUTINE IS CALLED WHEN AN ERROR IS DETECTED. INITIALLY IT WILL CAUSE A PROGRAM HALT. IT WILL THEN PERFORM SPECIFIC FUNCTIONS AS SELECTED VIA THE SWITCH REGISTER.  
 LOOP  
 THIS ROUTINE IS CALLED AT THE END OF EACH TEST SEQUENCE. IT IS USED TO ITERATE THE SEQUENCE 10 TIMES IF NO ERROR HAS BEEN DETECTED. IF AN ERROR HAS BEEN DETECTED, IT IS USED TO MAINTAIN THE SCOPE LOOP AND INTERROGATE THE SWITCHES, ETC. THE USER STACK IS ALSO INITIALIZED.

10006 WCSB

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

ARL  
 LOAD EVERY LOCATION IN THE WCS RAM WITH THE MICRO-WORD THAT FOLLOWS THE CALL.

SRL  
 LOAD ONE LOCATION IN THE WCS RAM WITH THE MICRO-WORD WHICH FOLLOWS THE CALL. THE LAST ENTRY IN THE MICRO-ORDER STRING DENOTES THE ADDRESS INTO WHICH THE MICRO-WORD WILL BE LOADED.

E.G.  
 SRL AK PC ACS A1 F0 L N S N N JUMP 0 10 0 377  
 THE SPECIFIED MICRO-WORD FOLLOWING THE SRL CALL WOULD BE LOADED INTO LOCATION 377 OCTAL IN THE WCS RAM.

DC1A0  
 LOAD ALL DECODE 1 ADDRESSES=000.

DC1A1  
 LOAD ALL DECODE 1 ADDRESSES=377.

DC2A0  
 LOAD ALL DECODE 2 ADDRESSES=000.

DC2A1  
 LOAD ALL DECODE 2 ADDRESSES=377.

LS0C1  
 LOAD A SINGLE DECI RAM WITH A SPECIFIC ADDRESS. WORD1=WHICH DECI RAM LOCATION (0-17) WORD2=WHAT ADDRESS (0-377)

LS0C2  
 LOAD A SINGLE DECI2 RAM WITH A SPECIFIC ADDRESS. WORD1=WHICH DECI2 RAM LOCATION (0-17) WORD2=WHAT ADDRESS (0-377)

5.2 TEST DESCRIPTION  
 EACH TEST STARTS VIA A CALL SETUP TO INITIALIZE THE STATE OF THE C.P. AND TO LOAD ALL OF THE WCS RAM WITH A COMMON MICRO-WORD WHICH IF EXECUTED WOULD SIMPLY RETURN TO THE MAIN PROGRAM AT THE LOCATION SPECIFIED BY THE PC. THE AC'S ARE SET UP TO THEIR TEST VALUES, THE DECI AND DECI2 ADDRESSES ARE LOADED AS REQUIRED, AND A "TEST" MICRO-ROUTINE IS LOADED INTO THE WCS RAM. IN MOST CASES THIS "TEST" MICRO-ROUTINE STARTS AT LOCATION 0. AN XOP1 IS THEN EXECUTED TO ENTER WCS. THE "TEST" MICRO-ROUTINE IS EXECUTED AND WCS IS EXITED. THE PROGRAM THEN CHECKS FOR EXPECTED RESULTS.

5.3 ERROR ANALYSIS

0007 WCS#

01 WCS ENTRY ERROR

02 IF A DEC1 ADDRESSING ERROR OCCURS WHILE ATTEMPTING TO

03 ENTER WCS VIA AN XOP1 INSTRUCTION, THE PROGRAM WILL

04 PROBABLY EXECUTE ONE MICRO-INSTRUCTION IN WCS RAM

05 AND RETURN TO THE LOCATION OF THE XOP1+1. THE PROGRAM

06 MUST BE MICRO-INSTRUCTED STARTING AT THE XOP1

07 INSTRUCTION TO TRACE THE FAILING FLOW.

08

09 WCS EXIT ERROR

10

11 IF AN ERROR OCCURS IN AN ATTEMPT TO EXIT WCS, THE TEST

12 WOULD RETURN TO THE LOCATION SPECIFIED BY THE PC.

13

14

15 EXPECTED RESULTS INCORRECT

16

17

18

19 IF THE "TEST" MICRO-ROUTINE CAN BE EXECUTED IN WCS

20 AND A SUCCESSFUL EXIT IS MADE BACK TO THE TEST PROGRAM,

21 BUT THE RESULTS ARE INCORRECT, THE "TEST" MICRO-ROUTINE

22 MUST BE CAREFULLY EXAMINED TO DETERMINE

23 ITS PROPER EXECUTION.

24

25 THE FAILING SEQUENCE MAY BE SINGLE INSTRUCTED STARTING

26 AT THE POINT PRECEDING THE XOP1 INSTRUCTION WHERE

27 THE AC'S ETC. ARE INITIALIZED UP TO BUT NOT INCLUDING

28 THE XOP1 INSTRUCTION AT THE XOP1 INSTRUCTION, ONE MAY

29 MICRO INSTRUCT THROUGH THE XOP1, AND INTO WCS, NOTE THAT

30 THE PAGE BITS ON THE ROM ADDRESS LIGHTS WILL EQUAL 10

31 WHEN ENTRY TO PAGE 2 WCS IS MADE. THE TEST MICRO-ROUTINE

32 MAY THEN BE MICRO-INSTRUCTED.

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

000001

16.0

PROGRAMMING DESCRIPTION FOR WCS FEATURE

0008 WCS#

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

6.1 XOP1 INSTRUCTION

XOP1 ACS, ACD, ENTRY NUMBER

WHEN AN XOP1 INSTRUCTION IS LOADED INTO THE IR BY A LDIR OR WLDIR MICRO-ORDER, THE SUBSEQUENT PHANTOM MICROINSTRUCTION HAS A DEC1 MICRO-ORDER IN ITS STATE CHANGE FIELD, AND SPECIAL HARDWARE FORCES THE SUCCEEDING MICROINSTRUCTION TO BE READ FROM PAGE 2 (THE CONTROL STORE RAM). SINCE DEC1 MAY YIELD A UNIQUE ADDRESS FOR EACH OF THE SIXTEEN POTENTIAL ENTRY NUMBERS IN AN XOP1 INSTRUCTION, EACH ENTRY NUMBER MAY SELECT THE BEGINNING OF A DIFFERENT MICROROUTINE IN THE CONTROL STORE RAM.

INFORMATION IS LOADED INTO WCS BY THREE I/O INSTRUCTIONS. THESE I/O INSTRUCTIONS MUST BE EXECUTED IN PAIRS. THE FIRST SPECIFIES WHERE INFORMATION IS TO BE STORED IN WCS. THE SECOND SENDS THE INFORMATION (A DECODE ADDRESS OR A PART OF A MICRO-INSTRUCTION) TO WCS.

6.2 SPECIFY ADDRESS

00A AC, WCS

THE CONTENTS OF THE SPECIFIED AC ARE TRANSFERRED TO THE WCS ADDRESS REGISTER. THE FORMAT OF THE INFORMATION IN THE SPECIFIED AC IS DEPENDENT UPON WHETHER THE USER IS TRANSFERRING DECODE ADDRESSES OR MICROINSTRUCTIONS INTO WCS. IF THIS SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD MICROCODE INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

BITS CONTENTS

0-5 UNUSED

6-13 EIGHT-BIT ADDRESS SPECIFYING A LOCATION IN PAGE 2 OF THE CONTROL STORE TO BE LOADED BY THE FOLLOWING LOAD MICROCODE INSTRUCTION.

14-15 TWO-BIT SUBWORD SELECTOR SPECIFYING WHICH OF THE 56 BITS IN THE SPECIFIED LOCATION WILL BE LOADED BY THE FOLLOWING LOAD MICRO-CODE INSTRUCTION. SUBWORDS IN A MICROINSTRUCTION ARE NUMBERED AS FOLLOWS: SUBWORD 0 IS BITS 0-15; SUBWORD 1 IS BITS 16-31; SUBWORD 2 IS BITS 32-47; SUBWORD 3 IS BITS 48-55.

IF THE SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD DECODE ADDRESS INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

0009 WCSB

01 BIT(S) CONTENTS

02 UNSUED

03

04 0-10 ENTRY NUMBER - FROM BITS 9-9 OF

05 11-14 THE CORRESPONDING XOP1 INSTRUCTION.

06 DECODE NUMBER - 0 IF THE FOLLOWING

07 LOAD DECODE ADDRESS

08 INSTRUCTION SPECIFIES A

09 DECODE 1 ADDRESS, 1 IF THE FOLLOWING

10 LOAD DECODE ADDRESS

11 INSTRUCTION SPECIFIES A

12 DECODE 2 ADDRESS.

13

14

15 A SPECIFY ADDRESS INSTRUCTION STORES THE CONTENTS

16 OF THE SPECIFIED AC IN THE WCS RAM-ADDRESS

17 REGISTER UNTIL A SUBSEQUENT LOAD MICROCODE OR

18 LOAD DECODE ADDRESS IS EXECUTED. THE CON-

19 TENTS OF THE AC REMAIN UNCHANGED.

20

21 6.3 LOAD MICROCODE

22

23 DOB AC,WCS

24

25 THE CONTENTS OF THE SPECIFIED AC ARE PLACED IN THE

26 SUBWORD OF THE WCS CONTROL STORE RAM LOCATION SELECTED

27 BY THE PREVIOUS SPECIFY ADDRESS INSTRUCTION.

28 IF THE SPECIFY ADDRESS INSTRUCTION HAS

29 SELECTED SUBWORD 3 (BITS 48-55) OF THE CONTROL STORE

30 LOCATION, ONLY BITS 0-7 OF THE AC ARE STORED. THE

31 CONTENTS OF THE AC REMAIN UNCHANGED.

32

33 6.4 LOAD DECODE ADDRESS

34

35 DOG AC,WCS

36

37 BITS 8-15 OF THE SPECIFIED AC ARE PLACED IN THE

38 DECODE RAM IN THE WORD SPECIFIED BY THE PREVIOUS

39 SPECIFY ADDRESS INSTRUCTION. THE CONTENTS OF

40 THE AC REMAIN UNCHANGED.

41

42 IT IS IMPORTANT TO REMEMBER THAT WCS SOMETIMES

43 FUNCTIONS AS AN I/O DEVICE AND SOMETIMES FUNCTIONS

44 AS A PART OF THE CPU. FOR PURPOSES OF LOADING

45 DECODE ADDRESSES AND MICROINSTRUCTIONS INTO WCS,

46 IT IS AN I/O DEVICE (DEVICE SELECT CODE 01). WHEN

47 CPU OPERATION IS DETERMINED BY DECODE ADDRESSES

48 AND MICROINSTRUCTIONS ALREADY STORED IN WCS, IT

49 IS AN INTEGRAL PART OF THE CPU'S CONTROL LOGIC.

10010 WCSB

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

THE 56 BIT ROM CONTROL WORD IS DIVIDED INTO THE FOLLOWING FIELDS.

DESCRIPTION BITS

A INPUT 0-3

A REG 4-7

B REG 8-11

ALU 12-15

SHIFT 16-19

LOAD 20

CRY 21-22

MA 23

MBUS 24-25

HAND1 26-28

HAND2 29-31

STATE CHANGE 32-37

PAGE 38-39

TRUE ADDR. 40-47

FALSE ADDR. 48-55

ROM CONTROL WORD

17-0

MICRO-ORDERS

8-0

THE VARIOUS MICRO-ORDERS IN EACH CONTROL FIELD ARE DESCRIBED HERE.

A INPUT FIELD OF ROM WORD

AK=0 :AREG<0-15> - A<0-15>

AKD=1 :IR<3-4> - A<14-15>,0'S - A<0-13>

BIT=2 :I(15-COUNT) - A<0-15>

IRP=3 :IR10 - A10,IR<5-9> - A<11-15>,0'S - A<0-9> (1)

PL=5 :PL ROM WORD ADDR. BY AREG<11-15> - A<0-15>

LBY=10 :AREG<8-15> - A<8-15>,0'S - A<0-7>

IR=11 :IR<1-2> - A<14-15>,0'S - A<0-13>

Z=12 :0'S - A<0-15>

CON=13 :RBUF<40-47> - A<8-15>,0'S - A<0-7>

SEX=14 :AREG<8-15> - A<8-15>,IR<8>S - A<0-7>

CCN=16 :RBUF<40-47> - A<8-15>,1'S - A<0-7>

UBY=17 :AREG<0-7> - A<0-7>,0'S - A<8-15>



```

0013 WCSR
01 000001 .DUSR
02 000002 .DUSR
03 000003 .DUSR
04 000004 .DUSR
05 000005 .DUSR
06 000006 .DUSR
07 000007 .DUSR
08 000008 .DUSR
09 000009 .DUSR
10 000010 .DUSR
11 000011 .DUSR
12 000012 .DUSR
13 000013 .DUSR
14 000014 .DUSR
15 000015 .DUSR
16 000016 .DUSR
17 000017 .DUSR
18 000018 .DUSR
19 000019 .DUSR
20 000020 .DUSR
21 000021 .DUSR
22 000022 .DUSR
23 000023 .DUSR
24 000024 .DUSR
25 000025 .DUSR
26 000026 .DUSR
27 000027 .DUSR
28 000028 .DUSR
29 000029 .DUSR
30 000030 .DUSR
31 000031 .DUSR
32 000032 .DUSR
33 000033 .DUSR
34 000034 .DUSR
35 000035 .DUSR
36 000036 .DUSR
37 000037 .DUSR
38 000038 .DUSR
39 000039 .DUSR
40 000040 .DUSR
41 000041 .DUSR
42 000042 .DUSR
43 000043 .DUSR
44 000044 .DUSR
45 000045 .DUSR
46 000046 .DUSR
47 000047 .DUSR
48 000048 .DUSR
49 000049 .DUSR
50 000050 .DUSR
51 000051 .DUSR
52 000052 .DUSR
53 000053 .DUSR
54 000054 .DUSR
55 000055 .DUSR
56 000056 .DUSR
57 000057 .DUSR
58 000058 .DUSR
59 000059 .DUSR
60 000060 .DUSR

0014 WCSR
01 000001 .DUSR
02 000002 .DUSR
03 000003 .DUSR
04 000004 .DUSR
05 000005 .DUSR
06 000006 .DUSR
07 000007 .DUSR
08 000008 .DUSR
09 000009 .DUSR
10 000010 .DUSR
11 000011 .DUSR
12 000012 .DUSR
13 000013 .DUSR
14 000014 .DUSR
15 000015 .DUSR
16 000016 .DUSR
17 000017 .DUSR
18 000018 .DUSR
19 000019 .DUSR

DEC1=1
DEC2=2
JUMPSM=3
KTRM=4
JUMP=5
KTRMSR=6
NILDIM=7
ALU15=10
ALU14=11
ALU12=12
ALU11=13
CRY12=14
SCRY=15
DCRY=16
CRY0B=17
AUTIX=20
IR5BUI=21
A0B1=22
ACE01=23
ACE00=24
CNTND=25
LINK=26
NCR=27
INTR=30
IUSKP=31
CONRQ=32
LCKB=33
OHT=34
CARRY=35
A0=36
ALU2=37
FPIB=40
FPI=41
FPI=42
FPI=43
EXC4=44
EXC5=45
EXC6=46
EXC7=47

:DECODE 1
:DECODE 2
:IF RREG SELECTED BY RBUF<27-28> (11)
:RREG SELECTED BY RBUF<38-39>
:
:RREG SELECTED BY RBUF<38-39>
:FRREG SEL. BY RBUF<27-28> (11)(12)
:PHANTOM:MEM-IR,17-COUNT,1-QBIT,
:0-ALUO SAVE,0-ION PEND (6)(13)
:
: IF ALU15=1,ELSE F
: IF ALU14=1,ELSE F
: IF ALU12=1,ELSE FALSE
: IF ALU11=1,ELSE F
: IF CRY12=1,ELSE T
: IF A0 XOR B0 XOR CRY0=1,ELSE F
: IF CRY12=1 OR ALU<12-15> >9,ELSE F
: IF CRY0=1,ELSE T
: IF 20 OCTAL < OR EQUAL ALU<1-15> OR
:37 OCTAL < OR EQUAL,ELSE F
: IF IR<5=1,ELSE DECODE 1
: IF A0=1,ELSE DECODE 1
: IF IR<1-2>=IR<3-4>,ELSE T;
: INCREMENT IR<1-2> (14)
: IF IR<1-2>=IR<3-4>,ELSE T;
: DECREMENT IR<1-2> (14)
: IF LINK = 1,ELSE F
: IF LINK = 1,ELSE F
: IF INTERRUPT WAITING,ELSE F
: IF I/O SKIP TEST TRUE,ELSE T
: IF CONSOLE SWITCH PRESSED,ELSE F
: IF POWER SWITCH IN LOCK POS.,ELSE T
: IF ORBIT = 1,ELSE F
: IF CARRY = 1,ELSE F
: IF A0=1,ELSE F
: IF ALU<0-15> = 0,ELSE F
: IF FPP TRAP OR BUSY,ELSE F
: IF FPP BUSY,ELSE F
: IF FPP TRAP,ELSE F
: IF FPP SKIP,ELSE F

NOTES PERTAINING TO MICRO-ORDERS ABOVE.
1.COUNT MUST BE > 7
2.CINE(DECL AND CARRY)(ALC AND IR7)
3.LINK MODIFIED BY LEFT AND RIGHT SHIFTS
4.UNLESS ALC WITH IR12=1
5.ALLOWS OCH BREAK UNLESS STIK OR SCND
6.DO NOT ALLOW LCK BREAK
7.DISABLE OCH BREAK
8.DO NOT CODE WITH ACE01 OR ACE0D
9.FALSE ADDRESS IS IN CURRENT PAGE,TRUE ADDRESS
MAY CHANGE CURRENT PAGE
10.INHIBITED BY HALT/STOP(IF RBUF55=0),INTERRUPT WAITING,
OR REXAM
11.CURRENT PAGE SAVED IN RETURN REGISTER (RREG)
WITH FALSE ADDRESS
12.DO NOT CODE RBUF<27-28> = RBUF<38-39>
13.INHIBITED BY HALT/STOP (IF RBUF55=0)
OR REXAM
14.DO NOT CODE WITH STIK
FOR A COMPLETE DESCRIPTION OF THE MICRO-ORDERS,
PLEASE CONSULT THE DATA GENERAL TECHNICAL
REFERENCE ENTITLED "MICROPROGRAMMING WITH THE
ECLIPSE COMPUTER WCS-FEATURE".(014-50-XX)

```



10015 MCSB

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

9.0 I-O TESTER DESCRIPTION

9.1 TEST BOARD COMMANDS

IORST - CLEAR THE TESTER  
WIOC 0 - CLEAR THE TESTER(NEW MODE)  
INTA - READ THE DATA BUFFER (NOT NEW MODE)  
DIC - READ THE PULSE DETECTORS  
DIB - READ THE DATA BUFFER  
DIA - READ THE DCH ADDRESS BUFFER (NEW MODE)  
DOA - LOAD THE DATA BUFFER  
DOC - LOAD THE FUNCTION BUFFER  
DDC - LOAD THE DATA AND DCH ADDRESS BUFFERS

9.2 FUNCTION REGISTER BIT ASSIGNMENTS

BIT 0 SET DCH SYNC  
BIT 1 SET DCH MODE 0  
BIT 2 SET DCH MODE 1  
BIT 3 SET PI SYNC  
BIT 4 BUSY (IF NOT NEW MODE)  
BIT 5 DONE (IF NOT NEW MODE)  
BIT 6 NEW MODE  
BITS 7-9 THE # OF RQENB PULSES BETWEEN SUCCESSIVE DCH CYCLES.  
BITS 10-15 # OF DCH CYCLES

9.3 PULSE DETECTOR BIT ASSIGNMENTS

BIT 0 IOPLS  
BIT 1 INTA (INTA + 0CHP)  
BIT 2 MSKO  
BIT 3 DCHI  
BIT 4 OVFL0-NOT USED ON ECLIPSE  
BIT 5 DCHU  
BIT 6 OCHA  
BIT 7 ROENB  
BIT 8 DOA  
BIT 9 DOB  
BIT 10 DDC  
BIT 11 DIA  
BIT 12 DIB  
BIT 13 VIC (NOT SET IF DEV. CODE=0)  
BIT 14 STRT  
BIT 15 CLR

PLEASE NOTE THAT DCH PRIORITY MUST BE WIRED TO THE SLOT IN WHICH THE I-O TESTER IS RESIDENT. FAILURE TO DO THIS WILL CAUSE ERRORS WITH ANY TESTS WHICH ARE TESTING THE INTA PULSE DETECTOR AND/OR DATA CHANNEL.

0016 MCSB

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59

SOFTWARE DEBUGGING AIDS

DOE TO THE DIFFICULTY IN DYNAMICALLY CHECKING THE OUTPUTS OF THE RAMS, A SERIES OF SHORT DEBUGGING ROUTINES HAVE BEEN INCLUDED AT THE END OF THE TEST PROGRAM, STARTING AT THE LOCATION TAGGED "AIDS". THESE ROUTINES MAY BE USED ALONG WITH THE MICRO-INSTRUC T CAPABILITY TO STATICALLY CHECK THE OUTPUT OF ANY RAM.

RUNNING WITH CAT/KITTEN

THE PROGRAM MAY BE EXECUTED WITH THE CAT/KITTEN IN THE BACKGROUND VIA PRECEEDING THE EDITUS COMMAND WITH THE LETTER "C", SUCH AS "CLOAD".  
THE DEVICE CODE FOR WCS MAY BE ADDED TO THE EDITUS EQUIPMENT TABLE VIA AN "ADD -1" COMMAND.

IF THE CAT/KITTEN IS SELECTED, THE FIRST PASS WILL BE A NORMAL RUN, AND SUBSEQUENT PASSES WILL BE WITH THE CAT/KITTEN IN THE BACKGROUND.

IF AN ERROR OCCURS AFTER THE FIRST PASS, THE NORMAL ERROR INFORMATION WILL BE PRINTED, BUT NO HALT WILL OCCUR. THE PROGRAM WILL CONTINUE TESTING AS DIRECTED BY THE SETTING OF THE SWITCHES.

IF RESTART IS REQUIRED USE THE FOLLOWING SPECIAL RESTART LOCATIONS:

- 170 START WITHOUT CAT/KITTEN
- 171 START WITH CAT/KITTEN

IN ALL CASES, A CAT/KITTEN RUN SHOULD NOT BE ATTEMPTED UNTIL THE PROGRAM EXECUTES SUCCESSFULLY IN NORMAL MODE.

WHEN RUNNING WITH THE CAT/KITTEN, THE PROGRAM WILL PRINT IT'S NORMAL PASS MESSAGE AND THE CAT/KITTEN WILL PRINT THE LETTER "p" AS IT'S PASS MESSAGE.

PLEASE NOTE THAT CERTAIN TESTS CANNOT BE EXECUTED WITH THE CAT/KITTEN SO THAT THESE TESTS WOULD BE EXECUTED DURING THE FIRST PASS AND BYPASSED DURING THE SECOND AND SUBSEQUENT PASSES.

!0017 WCSB

0018 WCSB

\*\*00000 TOTAL ERRORS, 00000 PASS 1 ERRORS

? \*\*\*\*\* MACRO DEFINITIONS \*\*\*\*\*

04 000012 C=10.  
05 000013 U=11.  
06 000014 F=12.  
07 000015 E=13.  
08 000016 G=14.  
09 000017 H=15.  
10 000020 I=16.  
11 000021 J=17.  
12 000022 K=18.

13 .MACRO MIUSTK  
14 IUSTK  
15 \*1  
16 ?  
17 ?  
18 ?  
19 ?  
20 ?  
21 ?  
22 ?

!INITIALIZE USER STACK  
!FAULT ADDRESS TO \*1.

23 .MACRO CLRAR  
24 SUB 0,0  
25 SUB 1,1  
26 SUB 2,2  
27 SUBO 3,3

!CLEAR AC'S,CRY=0

28 ?  
29 .MACRO CLRAI  
30 ADC 0,0  
31 ADC 1,1  
32 ADC 2,2  
33 ADCO 3,3  
34 ?  
35 ?  
36 ?  
37 ?  
38 ?

!CLEAR AC'S,CRY=1'S

39 ? .MACRO ARL  
40 GARL  
41 \*\* (\*1)B3+(\*2)B7+(\*3)B11+(\*4)B15  
42 \*\* (\*5)B3+(\*6)B4+(\*7)B6+(\*8)B7+(\*9)B9+(\*C)B12+(\*D)B15  
43 \*\* (\*E)B5+(\*F)B7+(\*G)B15  
44 \*\* (\*H)B7  
45 ?  
46 ?  
47 ?

48 ? .MACRO SRL  
49 GSRL  
50 \*\* (\*1)B3+(\*2)B7+(\*3)B11+(\*4)B15  
51 \*\* (\*5)B3+(\*6)B4+(\*7)B6+(\*8)B7+(\*9)B9+(\*C)B12+(\*D)B15  
52 \*\* (\*E)B5+(\*F)B7+(\*G)B15  
53 \*\* (\*H)B7+(\*I)B15  
54 ?  
55 ?  
56 ?  
57 .EOT

0019 WCSB

ARL	000024	MC	17/40
C	000012		17/04
CLRAU	000010	MC	17/23
CLRA1	000016	MC	17/29
D	000013		17/05
E	000014		17/06
F	000015		17/07
G	000016		17/08
H	000017		17/09
I	000020		17/10
J	000021		17/11
K	000022		17/12
MIUST	000000	MC	17/14
SRL	000043	MC	17/49