

**DataGeneral**

---

---

**TECHNICAL  
STATEMENT**

---

---

TEXT LISTING

068-000308-04

PROGRAM

WRITABLE CONTROL STORE  
DIAGNOSTIC, PART A

TEXT TAPE

097-000308-04

ABSTRACT

THIS PROGRAM IS 1 OF 4 DESIGNED TO VERIFY THE OPERATION OF THE WRITABLE CONTROL STORE OPTION (WCS).

THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P. AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED.

0001 WCSA MACRU REV 06.20 14:11:08 08/30/77  
01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

10002 WCSA  
01  
03  
04  
05  
06

?  
? TITLE WCSA  
? ECLIPSE WRITABLE CONTROL STORE TEST  
? PART 1

\*\*\*\*\*  
? NAME: WCSA.TX  
? PART NUMBER: 097-000508  
\*\*\*\*\*

? DESCRIPTION: WRITABLE CONTROL STORE DIAGNOSTIC, PART A

? REVISION HISTORY:

| REV. | DATE     |
|------|----------|
| 00   | 06/06/75 |
| 01   | 12/19/75 |
| 02   | 04/02/76 |
| 03   | 08/06/76 |
| 04   | 09/02/77 |

? COPYRIGHT © DATA GENERAL CORPORATION, 1975, 1976, 1977  
? ALL RIGHTS RESERVED.  
\*\*\*\*\*

10003 MCSA

10004 MCSA

?  
? MEMS

?  
? THIS DIAGNOSTIC IS DESIGNED TO RUN IN AN  
? AUTO-LOAD AUTO-RUN ENVIRONMENT.

?  
? 1.0 ABSTRACT

?  
? THIS PROGRAM IS 1 OF 4 DESIGNED TO VERIFY THE  
? OPERATION OF THE WRITABLE CONTROL STORE OPTION (MCS).  
?  
? THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P.  
? AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED.

?  
? THE LAST STEP IN THE TEST PROCEDURE SHOULD BE THE  
? EXECUTION OF ALL THE MCS TEST PROGRAMS WITH THE  
? CAT/KITTEN RUNNING IN THE BACKGROUND.

?  
? 2.0 MACHINE REQUIREMENTS

?  
? 2.1 ECLIPSE PROCESSOR (-WILL NOT RUN ON S130 )  
? 2.2 8K OF READ/WRITE MEMORY  
? 2.3 TTY OR CRT  
? 2.4 WCS OPTION IN PAGE 2  
? 2.5 I-O TESTER (OPTIONAL)  
? 2.6 FLOATING POINT UNIT (OPTIONAL)

?  
? PLEASE NOTE THAT FOR A COMPLETE TEST SUCH  
? AS IN FACTORY TEST, THE I-O TESTER AND THE  
? FLOATING POINT UNIT MUST BE IN THE SYSTEM.

?  
? 3.0 OPERATING PROCEDURE

?  
? 3.1 LOADING  
? LOAD PROGRAM VIA THE BINARY LOADER.  
? 3.2 START ADDRESS  
? SET SWITCHES TO 200 OCTAL.  
? PRESS START.

?  
? 3.3 THE PROGRAM STARTS OUT BY PRINTING THE  
? PROGRAM NAME AND REVISION NUMBER ALONG  
? WITH THE EXISTENCE OF THE I/O TESTER  
? AND/OR THE FLOATING POINT UNIT.

?  
? SWITCH SETTINGS

? SWITCH 0 (0) = USE CONTENTS OF SWREG"  
? SWITCH 0 (1) = USE DATA SWITCHES  
? SWITCH 1 (1) = PROCEED FROM ERROR  
? SWITCH 2 (1) = INHIBIT PRINTOUT TO TTY  
? SWITCH 3 (1) = PRINT FAILURE RATE, ALSO THE #  
? OF ITERATIONS FOR CURRENT TEST.  
? SWITCH 4 (1) = DO NOT PRINT PASS MESSAGE AT  
? END OF TEST.  
? SWITCH 5 (1) = ENABLE PRINTOUT TO LPT

?  
? PLEASE NOTE THAT THE OPTION TO USE THE  
? DATA SWITCHES OR THE CONTENTS OF "SWREG"  
? MAY ONLY BE EXERCISED AT THE BEGINNING OF  
? THE PROGRAM OR FOLLOWING AN ERROR HALT.

?  
? 3.4 NORMAL OPERATION

? PROGRAM WILL EXECUTE ALL TESTS IN SEQUENCE  
? AND AUTOMATICALLY LOOP. IF SWITCH 4 IS RESET,  
? A MESSAGE "PASS XXXX" WILL BE PRINTED AT THE  
? END OF EACH PASS. XXXX IS THE PASS COUNT  
? IN DECIMAL. IF SWITCH 4 IS SET, THE  
? PASS COUNT WILL BE ACCUMULATED, BUT NOT  
? PRINTED.

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55

10005 WCSA

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20

4.0 ERROR DESCRIPTION

4.1 NORMAL  
PC AND THE AC'S WILL BE PRIMED AND THEN THE PROGRAM WILL LOOP ON THE FAILING TEST. THE ADDRESS OF THE TEST FAILING IS CONTAINED IN LOCATION 201. CONSULT THE LISTING FOR A DETAILED TEST DESCRIPTION. AND SET THE DATA SWITCHES AS DESIRED.

4.2 ABNORMAL  
THERE ARE SEVERAL TYPES OF UNEXPECTED FAILURES WHICH WILL CAUSE A PROGRAM HALT. THEY ARE AS FOLLOWS:  
UNEXPECTED INTERRUPT  
STACK OVERFLOW OR UNDERFLOW  
THE CAUSE OF ANY OF THESE FAILURES SHOULD BE CORRECTED BEFORE RESUMING TESTING.

5.0 PROGRAM DESCRIPTION

5.1 COMMON SUBROUTINE CALLS  
THE DIAGNOSTIC IS COMPRISED OF A SERIES OF SHORT TESTS. BASICALLY, EACH TEST CONSISTS OF A SETUP PHUCEURE, ONE OR MORE EVALUATING CASES WITH ERROR CALLS, AND A LOOP CAPABILITY. EACH PARTICULAR TEST CASE IS DESCRIBED IN THE LISTING. THE COMMON ROUTINES FOR SETUP (SETUP), ERROR CALLS (EHALT), AND LOOP (LOOP) ARE DESCRIBED HERE ALONG WITH OTHER COMMONLY USED ROUTINES.

SETUP  
EACH TEST BEGINS WITH A CALL TO SETUP. THIS ROUTINE SETS THE LOOP ADDRESS, RESETS CERTAIN ERROR SWITCHES AND ITERATION COUNTERS, AND INITIALIZES THE USER STACK. IT ALSO LOADS ALL OF WCS RAM WITH A ONE WORD MICRO ROUTINE WHICH SIMPLY RETURNS TO XUPI+1.

EHALT  
THIS ROUTINE IS CALLED WHEN AN ERROR IS DETECTED. INITIALLY IT WILL CAUSE A PROGRAM HALT. IT WILL THEN PERFORM SPECIFIC FUNCTIONS AS SELECTED VIA THE SWITCH REGISTER.

LOOP  
THIS ROUTINE IS CALLED AT THE END OF EACH TEST SEQUENCE. IT IS USED TO ITERATE THE SEQUENCE 10 TIMES IF NO ERROR HAS BEEN DETECTED. IF AN ERROR HAS BEEN DETECTED, IT IS USED TO MAINTAIN THE SCOPE LOOP AND INTERROGATE THE SWITCHES, ETC. THE USER STACK IS ALSO INITIALIZED.

10006 WCSA

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

AKL  
LOAD EVERY LOCATION IN THE WCS RAM WITH THE MICRO-WORD THAT FOLLOWS THE CALL.

SKL  
LOAD ONE LOCATION IN THE WCS RAM WITH THE MICRO-WORD WHICH FOLLOWS THE CALL. THE LAST ENTRY IN THE MICRO-ORDER STRING DENOTES THE ADDRESS INTO WHICH THE MICRO-WORD WILL BE LOADED.

JMP  
SKL AR PC ACS A1 F0 L N S N N N JUMP 0 10 0 377

DECODE 1  
THE SPECIFIED MICRO-WORD FOLLOWING THE SKL CALL WOULD BE LOADED INTO LOCATION 377 OCTAL IN THE WCS RAM.

DECODE 2  
UCLAU  
LOAD ALL DECODE 1 ADDRESSES=000.

DECODE 3  
UCLAI  
LOAD ALL DECODE 1 ADDRESSES=377.

DECODE 4  
DC2A0  
LOAD ALL DECODE 2 ADDRESSES=000.

DECODE 5  
DC2A1  
LOAD ALL DECODE 2 ADDRESSES=377.

DECODE 6  
LSUC1  
LOAD A SINGLE DECI RAM WITH A SPECIFIC ADDRESS. WORD1=WHICH DECI RAM LOCATION (0-17) WORD2=WHAT ADDRESS (0-377)

DECODE 7  
LSUC2  
LOAD A SINGLE DECI RAM WITH A SPECIFIC ADDRESS. WORD1=WHICH DECI RAM LOCATION (0-17) WORD2=WHAT ADDRESS (0-377)

5.2 TEST DESCRIPTION

EACH TEST STARTS VIA A CALL SETUP TO INITIALIZE THE STATE OF THE C.P. AND TO LOAD ALL OF THE WCS RAM WITH A COMMON MICRO-WORD WHICH IF EXECUTED WOULD SIMPLY RETURN TO THE MAIN PROGRAM AT THE LOCATION SPECIFIED BY THE PC. THE AC'S ARE SET UP TO THEIR TEST VALUES, THE DECI AND DECI ADDRESSES ARE LOADED AS REQUIRED, AND A "TEST" MICRO-ROUTINE IS LOADED INTO THE WCS RAM IN MOST CASES. THIS "TEST" MICRO-ROUTINE STARTS AT LOCATION 0\*AN XUPI IS THEN EXECUTED TO ENTER WCS. THE "TEST" MICRO-ROUTINE IS EXECUTED AND WCS IS EXITED. THE PROGRAM THEN CHECKS FOR EXPECTED RESULTS.

5.3 ERROR ANALYSIS

0007 WCSA

01 ?  
 02 ?  
 03 ?  
 04 ?  
 05 ?  
 06 ?  
 07 ?  
 08 ?  
 09 ?  
 10 ?  
 11 ?  
 12 ?  
 13 ?  
 14 ?  
 15 ?  
 16 ?  
 17 ?  
 18 ?  
 19 ?  
 20 ?  
 21 ?  
 22 ?  
 23 ?  
 24 ?  
 25 ?  
 26 ?  
 27 ?  
 28 ?  
 29 ?  
 30 ?  
 31 ?  
 32 ?  
 33 ?  
 34 ?  
 35 ?  
 36 ?  
 37 ?  
 38 ?  
 39 ?  
 40 ?  
 41 ?  
 42 ?  
 43 ?  
 44 ?  
 45 ?  
 46 ?  
 47 ?  
 48 ?  
 49 ?  
 50 ?  
 51 ?  
 52 ?  
 53 ?  
 54 ?  
 55 ?  
 56 ?  
 57 ?  
 58 ?  
 59 ?  
 60 ?

0008 WCSA

01 ?  
 02 ?  
 03 ?  
 04 ?  
 05 ?  
 06 ?  
 07 ?  
 08 ?  
 09 ?  
 10 ?  
 11 ?  
 12 ?  
 13 ?  
 14 ?  
 15 ?  
 16 ?  
 17 ?  
 18 ?  
 19 ?  
 20 ?  
 21 ?  
 22 ?  
 23 ?  
 24 ?  
 25 ?  
 26 ?  
 27 ?  
 28 ?  
 29 ?  
 30 ?  
 31 ?  
 32 ?  
 33 ?  
 34 ?  
 35 ?  
 36 ?  
 37 ?  
 38 ?  
 39 ?  
 40 ?  
 41 ?  
 42 ?  
 43 ?  
 44 ?  
 45 ?  
 46 ?  
 47 ?  
 48 ?  
 49 ?  
 50 ?  
 51 ?  
 52 ?  
 53 ?  
 54 ?  
 55 ?  
 56 ?  
 57 ?  
 58 ?  
 59 ?  
 60 ?

WCS ENTRY ERROR

IF A DEC1 ADDRESSING ERROR OCCURS WHILE ATTEMPTING TO ENTER WCS VIA AN XOP1 INSTRUCTION, THE PROGRAM WILL PROBABLY EXECUTE ONE MICRO-INSTRUCTION IN WCS RAM AND RETURN TO THE LOCATION OF THE XOP1+1. THE PROGRAM MUST BE MICRO-INSTRUCTED STARTING AT THE XOP1 INSTRUCTION TO TRACE THE FAILING FLOW.

WCS EXIT ERROR

IF AN ERROR OCCURS IN AN ATTEMPT TO EXIT WCS, THE TEST WOULD RETURN TO THE LOCATION SPECIFIED BY THE PC.

EXPECTED RESULTS INCORRECT

IF THE "TEST" MICRO-ROUTINE CAN BE EXECUTED IN WCS AND A SUCCESSFUL EXIT IS MADE BACK TO THE TEST PROGRAM, BUT THE RESULTS ARE INCORRECT, THE "TEST" MICRO-ROUTINE MUST BE CAREFULLY EXAMINED TO DETERMINE ITS PROPER EXECUTION.

THE FAILING SEQUENCE MAY BE SINGLE INSTRUCTED STARTING AT THE POINT PRECEDING THE XOP1 INSTRUCTION WHERE THE AC'S ETC. ARE INITIALIZED UP TO BUT NOT INCLUDING THE XOP1 INSTRUCTION. AT THE XOP1 INSTRUCTION, ONE MAY MICRO INSTRUCT THROUGH THE XOP1 AND INTO WCS. NOTE THAT THE PAGE BITS ON THE ROM ADDRESS LIGHTS WILL EQUAL 10 WHEN ENTRY TO PAGE 2 WCS IS MADE. THE TEST MICRO-ROUTINE MAY THEN BE MICRO-INSTRUCTED.

5-4 MONITOR LOCATIONS

THE FOLLOWING LOCATIONS IN PAGE 0 MAY BE MONITORED/EXAMINED TO PROVIDE ADDITIONAL INFORMATION.

LOC 200 USED BY DIOS  
 LOC 201 ADDRESS OF SETUP +1 OF LAST TEST ENTERED  
 LOC 202 PROGRAM STARTING ADDRESS  
 LOC 203 PROGRAM PASS COUNT  
 LOC 204 ITERATION COUNT  
 LOC 205 I/O TESTER SWITCH, 0=NO  
 LOC 206 FPU SWITCH, 0=NO

6.0 PROGRAMMING DESCRIPTION FOR WCS FEATURE

6.1 XOP1 INSTRUCTION

XOP1 ACS,ACD,ENTRY NUMBER

WHEN AN XOP1 INSTRUCTION IS LOADED INTO THE IR BY A LOIR OR MLDIIR MICRO-ORDER, THE SUBSEQUENT PHANTOM MICROINSTRUCTION HAS A DECI MICRO-ORDER IN ITS STATE CHANGE FIELD, AND SPECIAL HARDWARE FORCES THE SUCCEEDING MICROINSTRUCTION TO BE READ FROM PAGE 2 (THE CONTROL STORE RAM). SINCE DECI MAY YIELD A UNIQUE ADDRESS FOR EACH OF THE SIXTEEN POTENTIAL ENTRY NUMBERS IN AN XOP1 INSTRUCTION, EACH ENTRY NUMBER MAY SELECT THE BEGINNING OF A DIFFERENT MICROROUTINE IN THE CONTROL STORE RAM.

INFORMATION IS LOADED INTO WCS BY THREE I/O INSTRUCTIONS. THESE I/O INSTRUCTIONS MUST BE EXECUTED IN PAIRS. THE FIRST SPECIFIES WHERE INFORMATION IS TO BE STORED IN WCS. THE SECOND SENDS THE INFORMATION (A DECODE ADDRESS OR A PART OF A MICRO-INSTRUCTION) TO WCS.

6.2 SPECIFY ADDRESS

DOA AC,WCS

THE CONTENTS OF THE SPECIFIED AC ARE TRANSFERRED TO THE WCS ADDRESS REGISTER. THE FORMAT OF THE INFORMATION IN THE SPECIFIED AC IS DEPENDENT UPON WHETHER THE USER IS TRANSFERRING DECODE ADDRESSES OR MICROINSTRUCTIONS INTO WCS. IF THIS SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD MICROCODE INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

BITS CONTENTS

0-5 UNUSED  
 6-15 EIGHT-BIT ADDRESS SPECIFYING A LOCATION IN PAGE 2 OF THE CONTROL STORE TO BE LOADED BY THE FOLLOWING LOAD MICROCODE INSTRUCTION.  
 14-15 TWO-BIT SUBWORD SELECTOR SPECIFYING WHICH OF THE 56 BITS IN THE SPECIFIED LOCATION WILL BE LOADED BY THE FOLLOWING LOAD MICRO-CODE INSTRUCTION. SUBWORDS IN A MICROINSTRUCTION ARE NUMBERED AS FOLLOWS: SUBWORD 0 IS BITS 0-15; SUBWORD 1 IS BITS 16-31; SUBWORD 2 IS BITS 32-47; SUBWORD 3 IS BITS 48-55.

IF THE SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD DECODE ADDRESS INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

0009 WCSA

01 BIT(S) CONTENTS  
 02 ?  
 03 ?  
 04 ?  
 05 UNSUED  
 06 ENTRY NUMBER - FROM BITS 6-9 OF  
 07 THE CORRESPONDING XOP1 INSTRUCTION.  
 08 DECODE NUMBER - 0 IF THE FOLLOWING  
 09 LOAD DECODE ADDRESS  
 10 INSTRUCTION SPECIFIES A  
 11 DECODE 1 ADDRESS, 1 IF THE FOLLOWING  
 12 LOAD DECODE ADDRESS  
 13 INSTRUCTION SPECIFIES A  
 14 DECODE 2 ADDRESS.  
 15 A SPECIFY ADDRESS INSTRUCTION STORES THE CONTENTS  
 16 OF THE SPECIFIED AC IN THE WCS RAM-ADDRESS  
 17 REGISTER UNTIL A SUBSEQUENT LOAD MICROCODE OR  
 18 LOAD DECODE ADDRESS IS EXECUTED. THE CON-  
 19 TENTS OF THE AC REMAIN UNCHANGED.  
 20 6.3 LOAD MICROCODE  
 21 UOB AC,WCS  
 22 ?  
 23 ?  
 24 ?  
 25 THE CONTENTS OF THE SPECIFIED AC ARE PLACED IN THE  
 26 SUBWORD OF THE WCS CONTROL STORE RAM LOCATION SELECTED  
 27 BY THE PREVIOUS SPECIFY ADDRESS INSTRUCTION.  
 28 IF THE SPECIFY ADDRESS INSTRUCTION HAS  
 29 SELECTED SUBWORD 3 (BITS 48-55) OF THE CONTROL STORE  
 30 LOCATION, ONLY BITS 0-7 OF THE AC ARE STORED. THE  
 31 CONTENTS OF THE AC REMAIN UNCHANGED.  
 32 ?  
 33 ?  
 34 ?  
 35 6.4 LOAD DECODE ADDRESS  
 36 UOC AC,WCS  
 37 ?  
 38 ?  
 39 ?  
 40 ?  
 41 ?  
 42 ?  
 43 ?  
 44 ?  
 45 ?  
 46 ?  
 47 ?  
 48 ?  
 49 ?

10010 WCSA

01 ?  
 02 ?  
 03 ?  
 04 ?  
 05 ?  
 06 ?  
 07 ?  
 08 ?  
 09 ?  
 10 ?  
 11 ?  
 12 ?  
 13 ?  
 14 ?  
 15 ?  
 16 ?  
 17 ?  
 18 ?  
 19 ?  
 20 ?  
 21 ?  
 22 ?  
 23 ?  
 24 ?  
 25 ?  
 26 ?  
 27 ?  
 28 ?  
 29 ?  
 30 ?  
 31 ?  
 32 ?  
 33 ?  
 34 ?  
 35 ?  
 36 ?  
 37 ?  
 38 ?  
 39 ?  
 40 ?  
 41 ?  
 42 ?  
 43 ?  
 44 ?  
 45 ?  
 46 ?  
 47 ?  
 48 ?  
 49 ?  
 50 ?  
 51 ?  
 52 ?  
 53 ?  
 54 ?  
 55 ?  
 56 ?  
 57 ?  
 58 ?  
 59 ?  
 60 ?

ROM CONTROL WORD

7.0

THE 56 BIT ROM CONTROL WORD IS DIVIDED INTO THE FOLLOWING FIELDS.

DESCRIPTION BITS  
 A INPUT 0-5  
 A REG 4-7  
 B REG 6-11  
 ALU 12-15  
 SHIF1 16-19  
 LOAD 20  
 CRY 21-22  
 MA 23  
 MBUS 24-25  
 RAND1 26-28  
 RAND2 29-31  
 STATE CHANGE 32-37  
 PAGE 38-39  
 TRUE ADDR. 40-47  
 FALSE ADDRS. 48-55

000001 DUSR WCS=1

MICRO-ORDERS

THE VARIOUS MICRO-ORDERS IN EACH CONTROL FIELD ARE DESCRIBED HERE.

A INPUT FIELD OF ROM WORD

000000 DUSR AR=0 ;AREG<0-15> - A<0-15>  
 000001 DUSR IRD=1 ;IR<3-4> - A<10-15>,0'S - A<0-15>  
 000002 DUSR BIT=2 ;2(15-COUNT) - A<0-15>  
 000003 DUSR TAP=3 ;IR10 - AI0,IR<5-9> - A<11-15>,0'S - A<0-15> (1)  
 000005 DUSR PL=5 ;PL ROM WORD ADDR. BY BREG<11-15> - A<0-15>  
 000010 DUSR LBY=10 ;AREG<8-15> - A<8-15>,0'S - A<0-7>  
 000011 DUSR IRS=11 ;IR<1-2> - A<14-15>,0'S - A<0-13>  
 000012 DUSR Z=12 ;0'S - A<0-15>  
 000013 DUSR CON=13 ;RBUF<40-47> - A<8-15>,0'S - A<0-7>  
 000014 DUSR SEX=14 ;AREG<8-15> - A<8-15>,IR8'S - A<0-7>  
 000016 DUSR CCM=16 ;RBUF<40-47> - A<0-15>,1'S - A<0-7>  
 000017 DUSR UBT=17 ;AREG<0-7> - A<0-7>,0'S - A<8-15>

0011 WCSA

```

01 01 ; A REG/B REG FIELD OF ROM WORD
02 02 ACS=0 ;ACS
03 03 ADI=1 ;SELECT AC=ACD+1
04 04 ACD=2 ;ACD
05 05 GR3=4 ;GR SPECIFIED BY IR BITS 1-2.
06 06 GR4=4 ;GR SPECIFIED BY IR BITS 3-4,+1.
07 07 GR5=4 ;GR SPECIFIED BY IR BITS 3-4,+1.
08 08 GR6=6 ;GR SPECIFIED BY IR BITS 3-4.
09 09 ACD=10 ;ACD
10 10 AC1=11 ;AC1
11 11 AC2=12 ;AC2
12 12 AC3=13 ;AC3
13 13 GR0=14 ;GR 0
14 14 GR1=15 ;GR 1
15 15 GR2=16 ;GR 2
16 16 GR3=17 ;GR 3
17 17 PC=17 ;PC GR 3
18 18 PC=17 ;GR3)
19 19
20 20
21 21
22 22
23 23
24 24
25 25
26 26
27 27 ;CLN=CARRY IN
28 28 ;C=COMPLEMENT
29 29
30 30
31 31
32 32 ;A+CIN
33 33 APB=1 ;A+B+CIN
34 34 AI=2 ;A+1
35 35 APC=3 ;A+C+CIN
36 36 AMI=4 ;A-1+CIN
37 37 APAS ;A+A+CIN
38 38 APAI=6 ;A+A+1
39 39 APBI=7 ;A+B+1
40 40 AMB=10 ;A+B
41 41 CA=11 ;CA
42 42 AUB=12 ;A OR B
43 43 AXB=13 ;A XOR B
44 44 AMB=14 ;A AND B
45 45 ANCB=15 ;A AND CB
46 46 CANB=16 ;CA AND B
47 47 AMBC=17 ;A AND B+C
48 48
49 49
50 50
51 51 ;SHIFT FIELD OF ROM WORD (3)
52 52 F0=0 ;STRAIGHT,0-SHIFT
53 53 F1=2 ;STRAIGHT,CARRY-SHIFT
54 54 F2=2 ;STRAIGHT,LOW-SHIFT
55 55 F3=3 ;STRAIGHT,ALL 16 BITS
56 56 LV=4 ;LEFT,0-SHIFT15
57 57 LL=5 ;LEFT,LINK-SHIFT15
58 58 LU=6 ;LEFT,OBIT-SHIFT15
59 59 LC=7 ;LEFT,CRY ENAB-SHIFT15
60 60 R0=10 ;RIGHT,0-SHIFT
61 61 RL=11 ;RIGHT,LINK-SHIFT

```

0012 WCSA

```

01 01 ;RIGHT,MULS CRY-SHIFT0
02 02 RM=12 ;RIGHT,MULS CRY-SHIFT0
03 03 RC=13 ;RIGHT,CRY ENAB-SHIFT0
04 04 SM=14 ;SWAP BYTES
05 05
06 06 ;
07 07 ;LOAD FIELD OF ROM WORD
08 08 L=1 ;SHIFT<0-15> - ARE6<0-15> (4)
09 09
10 10 ;
11 11 ;CARRY FIELD OF ROM WORD
12 12 N=0 ;NO EFFECT
13 13 SEI=1 ;1 - CARRY
14 14 CLR=2 ;0 - CARRY
15 15 ALC=3 ;ENABLE ALL LOGIC
16 16
17 17 ;
18 18 ;MA FIELD OF ROM WORD
19 19
20 20
21 21 ;ALU<1-15> - LA<1-15>,START MEMORY (5)
22 22 S=1 ;ALU<1-15> - LA<1-15>,START MEMORY (5)
23 23 ;
24 24 ;MBUS FIELD OF ROM WORD
25 25
26 26 ;MMU=1 ;READ,MU RELEASE (6)
27 27 WRIT=2 ;WRITE AND RELEASE
28 28 READ=3 ;READ AND RELEASE
29 29
30 30 ;
31 31 ;RAND1 FIELD OF ROM WORD
32 32 DCH=1 ;ALLOW DATA CHANNEL BREAK
33 33 SCWD=2 ;(UBIT XOR ALU0 SAVE XOR CRY0)C - UBIT,
34 34 ;ALU0 - ALU0 SAVE (7)
35 35
36 36 IUIK=3 ;I/O TRANSFER (6)
37 37 IUPS=4 ;I/O PULSE (6)
38 38 FPUA=5 ;FLOATING POINT DATA
39 39 CNDAS=6 ;CONSOLE DATA SWITCHES - MEM<0-15>
40 40 STIR=7 ;MEM<0-15> - 1K<0-15> (7)(8)
41 41
42 42 ;
43 43 ;RAND2 FIELD OF ROM WORD
44 44
45 45
46 46 ;
47 47 ;
48 48 ;RME=1 ;RME<0-15> - MEM<0-15>
49 49 DECL=2 ;CARRY - CIN;SHIFT<12-15> - ARE6<12-15>
50 50 LCNI=3 ;ALU<12-15> - COUNT<12-15>
51 51 PFL=4 ;SYSRST IF PWR FF=1
52 52 IUFF=5 ;0 - IUN
53 53 CINI=6 ;CONSOLE FUNCTION CODE - MEM<1-4> (6)
54 54 LPSI=7 ;LOAD PROCESSOR STATE
55 55
56 56 ;
57 57 ;STATE CHANGE FIELD OF ROM WORD (9)
58 58 LDIR=0 ;PHANTOM;MEM-IR,17-COUNT,1-OBIT,
59 59 ;0-ALU0 SAVE,0 - ION PEND (6)(10)
60 60

```





10015 WCSA

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

I-O TESTER DESCRIPTION

9.1 TEST BOARD COMMANDS

LNST - CLEAR THE TESTER  
NIOC 0 - CLEAR THE TESTER (NEW MODE)  
INTA - READ THE DATA BUFFER (NOT NEW MODE)  
OIC - READ THE PULSE DETECTORS  
DIB - READ THE DATA BUFFER  
DIA - READ THE DCH ADDRESS BUFFER (NEW MODE)  
DUA - LOAD THE DATA BUFFER  
DUB - LOAD THE FUNCTION BUFFER  
DUC - LOAD THE DATA AND DCH ADDRESS BUFFERS

9.2 FUNCTION REGISTER BIT ASSIGNMENTS

BIT 0 SET DCH SYNC  
BIT 1 SET DCH MODE0  
BIT 2 SET DCH MODE1  
BIT 3 SET PI SYNC  
BIT 4 BUSY (IF NOT NEW MODE)  
BIT 5 DONE (IF NOT NEW MODE)  
BIT 6 NEW MODE  
BITS 7-9 THE # OF KOENB PULSES BETWEEN SUCCESSIVE DCH CYCLES.  
BITS 10-15 # OF DCH CYCLES

9.3 PULSE DETECTOR BIT ASSIGNMENTS

BIT 0 IUPLS  
BIT 1 INTA (INTA + DCHP)  
BIT 2 MSKO  
BIT 3 DCHI  
BIT 4 OVFL0-NOT USED ON ECLIPSE  
BIT 5 OCHO  
BIT 6 OCHA  
BIT 7 KOENB  
BIT 8 DOA  
BIT 9 DOB  
BIT 10 DOC  
BIT 11 DIA  
BIT 12 DIB  
BIT 13 DIC (NOT SET IF DEV. CODE=0)  
BIT 14 DIRT  
BIT 15 CLK

PLEASE NOTE THAT DCH PRIORITY MUST BE WIRED TO THE SLOT IN WHICH THE I-O TESTER IS RESIDENT. FAILURE TO DO THIS WILL CAUSE ERRORS WITH ANY TESTS WHICH ARE TESTING THE INTA PULSE DETECTOR AND/OR DATA CHANNEL.

0016 WCSA

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59

SOFTWARE DEBUGGING AIDS

10.0  
DUE TO THE DIFFICULTY IN DYNAMICALLY CHECKING THE OUTPUTS OF THE RAMS, A SERIES OF SHORT DEBUGGING ROUTINES HAVE BEEN INCLUDED AT THE END OF THE TEST PROGRAM STARTING AT THE LOCATION TAGGED "AIDS". THESE ROUTINES MAY BE USED ALONG WITH THE MICRO-INSTRUCT CAPABILITY TO STATIALLY CHECK THE OUTPUT OF ANY RAM.

11.0 RUNNING WITH CAT/KITTEN

THE PROGRAM MAY BE EXECUTED WITH THE CAT/KITTEN IN THE BACKGROUND VIA PRECEDING THE EDITUS COMMAND WITH THE LETTER "C", SUCH AS "CLOAD".

THE DEVICE CODE FOR WCS MAY BE ADDED TO THE EDITUS EQUIPMENT TABLE VIA AN "ADD -1" COMMAND.

IF THE CAT/KITTEN IS SELECTED, THE FIRST PASS WILL BE A NORMAL RUN, AND SUBSEQUENT PASSES WILL BE WITH THE CAT/KITTEN IN THE BACKGROUND.

IF AN ERROR OCCURS AFTER THE FIRST PASS, THE NORMAL ERROR INFORMATION WILL BE PRINTED, BUT NO HALT WILL OCCUR. THE PROGRAM WILL CONTINUE TESTING AS DIRECTED BY THE SETTING OF THE SWITCHES.

IF RESTART IS REQUIRED USE THE FOLLOWING SPECIAL RESTART LOCATIONS:

170 START WITHOUT CAT/KITTEN  
171 START WITH CAT/KITTEN

IN ALL CASES, A CAT/KITTEN RUN SHOULD NOT BE ATTEMPTED UNTIL THE PROGRAM EXECUTES SUCCESSFULLY IN NORMAL MODE.

WHEN RUNNING WITH THE CAT/KITTEN, THE PROGRAM WILL PRINT IT'S NORMAL PASS MESSAGE AND THE CAT/KITTEN WILL PRINT THE LETTER "P" AS IT'S PASS MESSAGE.

PLEASE NOTE THAT CERTAIN TESTS CANNOT BE EXECUTED WITH THE CAT/KITTEN SO THAT THESE TESTS WOULD BE EXECUTED DURING THE FIRST PASS AND BYPASSED DURING THE SECOND AND SUBSEQUENT PASSES.

10017 WCSA 0018 WCSA  
 \*\*000000 TOTAL ERRORS, 00000 PASS 1 ERRORS

```

01 ? ***** MACRO DEFINITIONS *****
02 ?
03 ?
04 000012 C=10.
05 000013 D=11.
06 000014 E=12.
07 000015 F=13.
08 000016 G=14.
09 000017 H=15.
10 000020 I=16.
11 000021 J=17.
12 000022 K=18.
13
14 *MACRU MJUSTK
15 MJUSTK
16 *1
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 *MACRU CLRACU
24 CLRACU
25 SUB 0,0
26 SUB 1,1
27 SUB 2,2
28 SUBU 3,3
29
30 *MACRU CLRAC1
31 CLRAC1
32 ADC 0,0
33 ADC 1,1
34 ADC 2,2
35 ADCU 3,3
36 ?
37 ?
38 ?
39 ?
40 *MACRU AHL
41 AHL
42 GAKL
43 (*1)B3+(*2)B7+(*3)B11+(*4)B15
44 (*5)B3+(*6)B4+(*7)B6+(*8)B7+(*9)B9+(*C)B12+(*D)B15
45 (*E)B5+(*F)B7+(*G)B15
46 (*H)B7
47 ?
48 ?
49 *MACRU SRL
50 SRL
51 GSKL
52 (*1)B3+(*2)B7+(*3)B11+(*4)B15
53 (*5)B3+(*6)B4+(*7)B6+(*8)B7+(*9)B9+(*C)B12+(*D)B15
54 (*E)B5+(*F)B7+(*G)B15
55 (*H)B7+(*I)B15
56 ?
57 *EOT

```

0019 MCSA

|       |        |    |       |
|-------|--------|----|-------|
| ARL   | 000024 | MC | 17/90 |
| C     | 000012 |    | 17/04 |
| CLRAU | 000010 | MC | 17/23 |
| CLKA1 | 00001b | MC | 17/29 |
| D     | 000013 |    | 17/05 |
| E     | 000014 |    | 17/06 |
| F     | 000015 |    | 17/07 |
| G     | 000016 |    | 17/08 |
| H     | 000017 |    | 17/09 |
| I     | 000020 |    | 17/10 |
| J     | 000021 |    | 17/11 |
| K     | 000022 |    | 17/12 |
| MIUST | 000000 | MC | 17/14 |
| SRL   | 000043 | MC | 17/49 |