

ELECTRICAL						ELECTRICAL											
CUSTOMER PRINT SET		MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	CUSTOMER PRINT SET		MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE
1									1								
X			1	D-UA-DV11-0-0		9	BASIC ASSY (DV11)		X			6	D-CS-M7836-0-1	#	10	ALU AND TRANSFER BUS	
X				A-SP-DV11-0-1	A	36	ENGINEERING SPEC						K-CO-M7836-0-4		1	X-Y COORDINATE HOLE LOCATION	
		X		A-SP-DV11-0-2		3	DV11 MODULE TEST PROCEDURE						D-AH-M7836-0-5		1	ASSY/DRILLING HOLE LAYOUT	
			X	A-SP-DV11-0-3	A	19	DV11 TEST PROCEDURE						B-MH-M7836-0-6		1	MODULE ECO HISTORY	
X		X		A-SP-DV11-0-4		3	ACCEPTANCE PROCEDURE										
X				A-PL-DV11-0-5		1	SHIPPING LIST										
X				A-PL-DV11-0-6		1	SOFTWARE LIST										
X				D-BD-DV11-0-8		2	DV11 MODEM CONTROL		X			7	D-CS-M7837-0-1	#	11	UNIBUS DATA AND NPR CONTROL	
X				C-IC-DV11-0-9		1	INTERCONNECTION DV11						K-CO-M7837-0-4		1	X-Y COORDINATE HOLE LOCATION	
X				D-BS-DV11-0-10		9	LINE CARD 0-3						D-AH-M7837-0-5		1	ASSY/DRILLING HOLE LAYOUT	
X				D-BS-DV11-0-11		9	LINE CARD 4-7						B-MH-M7837-0-6		1	MODULE ECO HISTORY	
X				D-BS-DV11-0-12		9	LINE CARD 8-11										
X				D-BS-DV11-0-13		9	LINE CARD 12-15										
C				K-CS-DV11-0-14	A	13	MICROPROGRAM LISTING										
									X			8	D-CS-M7838-0-1	#	11	ROM, RAM & BRANCH	
													K-CO-M7838-0-4		1	X-Y COORDINATE HOLE LOCATION	
													D-AH-M7838-0-5		1	ASSY/DRILLING HOLE LAYOUT	
													B-MH-M7838-0-6		1	MODULE ECO HISTORY	
													K-CS-M7838-0-8		9	23-A101A2 (ROM LIST)	
													K-CS-M7838-0-9		9	23-A102A2 (ROM LIST)	
X			2	D-AD-7010834-0-0	#	1	LOGIC ASSY (DV11)						K-CS-M7838-0-10		9	23-A103A2 (ROM LIST)	
				A-WT-7010834-0		1	AWT REV STATUS						K-CS-M7838-0-11		9	23-A104A2 (ROM LIST)	
X				D-IA-7010835-0-0	#	1	POWER HARNESS (DV11)						K-CS-M7838-0-12		9	23-A105A2 (ROM LIST)	
													K-CS-M7838-0-13		9	23-A106A2 (ROM LIST)	
													K-CS-M7838-0-14		9	23-A107A2 (ROM LIST)	
													K-CS-M7838-0-15		9	23-A108A2 (ROM LIST)	
X			3	D-AD-7010655-0-0	#	1	WIRED ASSY (DV11)										
C				K-WL-DV11-0-7		1	WIRE LIST										
									X			9	D-CS-M7839-0-1	#	9	SYNCH MUX LINE CARD	
													K-CO-M7839-0-4		1	X-Y COORDINATE HOLE LOCATION	
X			4	D-IA-7010719-0-0	#	1	BACKPLANE ASSY						D-AH-M7839-0-5		1	ASSY/DRILLING HOLE LAYOUT	
													B-MH-M7839-0-6		1	MODULE ECO HISTORY	
X			5	D-CS-5411420-0-1	#	1	CIRCUIT SCHEMATIC										
				K-CO-5411420-0-4		1	X-Y COORDINATE HOLE LOCATION										
				D-AH-5411420-0-5		1	ASSY/DRILLING HOLE LAYOUT										
				B-MH-5411420-0-6		1	MODULE ECO HISTORY										

CUSTOMER PRINT SET CODES
 X = PRINT OF DOCUMENT INCLUDED IN PRINT SET
 C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT
 S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE
 BASIC ASSY (DV11)

SIZE CODE NUMBER
 SHEET 3 OF 5 B DD DV11-0

REV
 B


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT © 1975

DIGITAL EQUIPMENT CORPORATION

LEGEND	
NUMBER	VARIATION
DVII-RA	SYNCH MUX CONTROL UNIT
DVII-BA	MODULE SET & DIST. PANEL

NOTES:

1. S&I POWER CONTROL MUST BE LOCATED AT FRONT OF CABINET TO ALLOW CABLES FROM ITEM (7) TO SWEEP BEHIND AND UNDER ITEM #2
2. EACH H960 CONTAINING A DVII SHALL HAVE ONE STRAIN RELIEF (ITEM 14) AND CLAMP (ITEM 15) FOR EACH CABLE AND ONE STRAIN RELIEF AT THE LOWER REAR OF CABINET. SEE VIEWS A-A AND B-B.
3. A CABINET THAT CONTAINS AN EXPANDER BOX CANNOT HAVE MORE THAN TWO CABLE BOX ASSEMBLIES, ITEM #6 FOR SYSTEMS WITH THREE OR MORE CABLE BOX ASSEMBLIES, A SEPARATE CABINET MUST BE USED. UP TO FOUR (4) PANELS CAN BE MOUNTED INTO CABINETS WITHOUT AN EXPANDER BOX.
4. 8 LINE SYSTEM IS SHOWN; TO MAKE UP 16 LINE SYSTEM ADD THE FOLLOWING EQUIPMENT (SHOWN WITH PHANTOM LINES): ONE H317-C (ITEM #6) USING MTG HOLES #3 & #7, TWO SIDE BAR SUPPORTS (ITEM #8) USING MTG HOLE #99, ONE CROSS BAR CABLE BRKT (ITEM #5), ONE STRAIN RELIEF (ITEM #14), ONE CLAMP STRAIN RELIEF (ITEM #15) AND NECESSARY MTG HARDWARE



3 (QTY 4)
7 (QTY 4)
CONTAINS ITEMS 9, 17-26 (SEE SHEET # 9)

QTY	DESCRIPTION	PART NO.	ITEM NO.
1	H325 TEST CONNECTOR	D-CS-H325-0-1	26
1	H861 TEST CONNECTOR	D-CS-H861-0-1	25
2	LINE CARD TEST CONNECTOR	C-UA-H8612-0-0	24
1	MODEM CONTROL	D-CS-M7868-0-1	23
2	SYNCH MUX LINE CARD	D-CS-M763-0-1	22
1	ROM, RAM & BRANCH	D-CS-M7638-0-1	21
1	N BUS DATA AND I/O CONTROL	D-CS-M7871-0-1	20
1	ALU AND TRANSFER BUS	D-CS-M7836-0-1	19
1	BUS CONTROL & MUX	D-CS-M7867-0-1	18
1	INTERNAL BUS CONN M920	C-IA-M920-0-0	17
8	SCR, PHL PAN HD 10-32 X 3/8 LG	9006071-1	16
1	CLAMP, STRAIN RELIEF	C-IA-7411633-00	15
1	STRAIN RELIEF	C-IA-7411632-00	14
4	SCR, PHL PAN HD 10-32-1 LG	9006043-1	13
8	SCR, PHL PAN HD 10-32-5/16	9006074-1	12
8	NUT, TINNEMAN #10-32	9007786	11
4	I/O CABLE (BC08R)	C-UA-BC08R-20	10
1	PRIORITY JUMPER LEVEL #5	C-IA-5402775-00	9
2	SIDE BAR SUPPORT	C-IA-7402223-00	8
4	WASHER, LOCK W/ EXT TOOTH	9008072	7
1	H317-C CABLE BOX ASSY	D-UA-H317-C-0	6
1	CROSS BAR CABLE BRKT	D-MD-7408510-00	5
8	WASHER LOCK 10 EXT	9007651	4
1	LOGIC ASSY (DVII)	D-AD-7010834-00	3
REF REF	MOUNTING BOX ASSY	D-UA-B411-FC-0	2
REF REF	H960 CABINET	D-UA-H960-CD-0	1

PDP 11		PARTS LIST	
UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES TOLERANCES	DATE 11/25/75	EQUIPMENT CORPORATION	
DECIMALS .0005	DATE 1-23-75	TITLE	
ANGLES 30° 30'	DATE 7-27-75	BASIC ASSY	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY	DATE 7-27-75	DVII	
MATERIAL	DATE 7-27-75	REV. CODE	NUMBER
		DUA	DVII-0-0
FINISH		SHEET	REV.
		1	


REV.	DATE	BY	CHK.

CUSTOMER PRINT SET		MECHANICAL					CUSTOMER PRINT SET		MECHANICAL											
1	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE		MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE					
		1	D-UA-DV11-Ø-Ø		9	BASIC ASSY (DV11)														
			D-MD-7408510-0-0		1	CROSS BAR CABLE BRKT														
			C-IA-7408283-0-0		1	SIDE BAR SUPPORT														
			C-IA-7411632-0-0		1	STRAIN RELIEF														
			C-IA-7411633-0-0		1	CLAMP, STRAIN RELIEF														
		2	D-AD-7010834-0-0		1	LOGIC ASSY (DV11)														
			D-IA-7010835-0-0		1	POWER HARNESS (DV11)														
		3	D-AD-7010655-0-0		1	WIRED ASSY (DV11)														
		4	D-IA-7010719-0-0		1	BACKPLANE ASSY														
		12	C-UA-M92Ø-Ø-Ø		1	INTERNAL BUS CONN ASSY														
			A-PL-M92Ø-Ø-Ø		1	INTERNAL BUS CONN. M92Ø														
			A-DC-7407806-0-0		1	DEC UNIBUS DECAL														
		13	B-DD-H317-Ø		3	H317 CABLE BOX ASSY														
		14	C-IA-BCØ8R-Ø-Ø		1	MODEM I/O CABLE ASSY														
CUSTOMER PRINT SET CODES	X = PRINT OF DOCUMENT INCLUDED IN PRINT SET C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED						TITLE	BASIC ASSY (DV11)		SHEET	5	OF	5	SIZE CODE	B	DD	NUMBER	DV11-Ø	REV	B

DRB 108

DEC 16-(325)-1062-2B-R972

THIS DRAWING AND SPECIFICATIONS, HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION.



DISTANCE EXAGGERATED TO SHOW CABLE DETAIL

SEE DETAILS "E" & "F" (SHEET # 7)

DISTANCE EXAGGERATED TO SHOW CABLE DETAIL

SEE DETAIL "A" (SHEET # 5)

SEE DETAILS "B" & "C" (SHEET # 6)

RUNNING BC08R CABLES FROM DVII LOGIC IN ONE CABINET TO DVII-BA DISTRIBUTION PANELS IN ADJACENT CABINET

NOTE:
FOR ROUTING BC08R CABLES FROM DVII LOGIC & EXPANDER BOX TO DISTRIBUTION PANELS IN SAME CABINET OR ADJACENT CABINET. SEE SHEET # 2 FOR BC05D CABLE ROUTING.

D
C
B
A

D
C
B
A


REVISIONS		
CHK	CHANGE NO.	REV.

DEC FORM NO

TITLE	BASIC ASSY. DVII	SIZE CODE	NUMBER	REV.
SCALE	NONE	SHEET	3 OF 9	DIST.

REV. NO. DUA DVII-0-0

ALL DIMENSIONS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION



14 REF
15 REF
ITEM #15 NOT SHOWN FOR CLARITY

THIS STRAIN RELIEF AND CLAMP FOR 2ND DVII-BA
THIS STRAIN RELIEF AND CLAMP FOR 1ST DVII-BA

REF
NO CLAMP (ITEM #15) IS USED ON THIS STRAIN RELIEF

SEE NOTE #4 (SHEET #1)

DISTANCE EXAGGERATED TO SHOW CABLE DETAIL


NOTE: FOR ROUTING BCQSD CABLES FROM DISTRIBUTION PANELS TO MODEMS. SEE SHEET #3 FOR ROUTING BCQSR CABLES.

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	BASIC ASSY DVII	SIZE CODE	DJA	NUMBER	DVII-2-3	REV.	
SCALE	1:1	SHEET	2 OF 9	DIST.			

8 7 6 5 4 3 2 1

THE LEADS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE FOR SALE OR REPAIR WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION.



24 H8612 CONNECTOR (ITEM #24) INSERTED IN PLACE OF CABLE FOR MAINTENANCE (SEE A-SP-DVII-0-1)


DETAIL "A"
ALL CABLES SHOWN ARE BCØBR FOR MODULE PLACEMENT INFORMATION. SEE SHEET #9

REVISIONS		
CHK	CHANGE NO	REV

APPLICATION: DVII-AA,BA		SIZE CODE	NUMBER	REV.
TITLE: BASIC ASSY DVII		DUA	DVII-0-0	
SCALE: NONE	SHEET 5 OF 7	DRW		




NOTES:
 1. THIS PRINT SHOWS HARNESS ARRANGMENTS FOR 11/40 AND 11/35 WITH SERIAL NO. LESS THAN 6000 OR H960-D,E WITH SERIAL NO. LESS THAN 7000.
 2. OPTION BACKPLANES AND HARNESSES REPRESENT TYPICAL INSTALLATION.

THIS DRAWING IS THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION. IT IS TO BE USED FOR THE MANUFACTURE OF THE EQUIPMENT DESCRIBED HEREIN. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



POWER DISTRIBUTION (OLD VERSION)

NOTES:
 1. THIS PRINT SHOWS HARNESS ARRANGMENTS FOR 11/40 AND 11/35 WITH SERIAL NO. GREATER THAN 6000 OR H960-D,E WITH SERIAL NO. GREATER THAN 7000.
 2. OPTION BACKPLANES AND HARNESSES REPRESENT TYPICAL INSTALLATION.



OPTION POWER CONNECTORS PIN ASSIGNMENTS


1	+5V - #18 AWS RED
2	+5V - #18 AWS GRN
3	+5V - #18 AWS ORN
4	+5V - #18 AWS RED
5	GND - #18 AWS BLK
6	SPARE #1
7	GND - #18 AWS BLK
8	GND - #18 AWS BLK
9	GND - #18 AWS BLK
10	SPARE #2
11	GND - #18 AWS BLK
12	SPARE #3
13	+5V - #18 AWS BLU
14	+5V - #18 AWS BRN
15	SPARE #5

OPTION POWER CONNECTORS PIN ASSIGNMENTS

1	LO GND - #18 AWS BLK
2	LINE CLOCK - #18 AWS BRN
3	DC LO 1 - #18 AWS VIO
4	AC LO 1 - #18 AWS YEL
5	SPARE #4
6	SPARE #5

OPTION POWER CONNECTORS PIN ASSIGNMENTS

1	+5V - #18 AWS RED
2	+5V - #18 AWS GRN
3	+5V - #18 AWS ORN
4	+5V - #18 AWS RED
5	GND - #18 AWS BLK
6	SPARE #1
7	GND - #18 AWS BLK
8	GND - #18 AWS BLK
9	GND - #18 AWS BLK
10	SPARE #2
11	GND - #18 AWS BLK
12	SPARE #3
13	+5V - #18 AWS BLU
14	+5V - #18 AWS BRN
15	SPARE #5



REVISIONS

REV	CHANGE NO


FIRST USED ON OPTION/MODEL	QTY	DESCRIPTION	PART NO.	ITEM NO.
POPII				
UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES	DRN	DATE	PARTS LIST	
TOLERANCES	CHK'D	DATE	DIGITAL EQUIPMENT CORPORATION	
DECIMALS ANGLES	ENG	DATE	TITLE	
0.005 0.005	PROJ	DATE	BASIC ASSY	
0.010 0.010	APP'D	DATE	DVII	
0.015 0.015	REV'D	DATE	NEXT HIGHER ASSY	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY 7			B-00-DVII-0	
MATERIAL			DUA DVII-0-0	
FINISH			SCALE	
			SHEET 4 OF 4	

REV. 1

B

A

ALL DIMENSIONS AND SPECIFICATIONS UNLESS OTHERWISE SPECIFIED ARE THE PROPERTY OF THE MANUFACTURER AND SHALL BE THE RESPONSIBILITY OF THE USER. THE USER SHALL BE RESPONSIBLE FOR THE PROPER USE OF THE EQUIPMENT AND SHALL BE RESPONSIBLE FOR THE PROPER MAINTENANCE OF THE EQUIPMENT.



REVISIONS		
CHK	CHANGE NO.	REV


TITLE	BASIC ASSY DV11	SIZE CODE	DUA	NUMBER	DV11-0-0	REV.	
SCALE	NONE	SHEET	7	OF	9	DIST.	

DUA DV11-0-0

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
 COPYRIGHT © 1972 DIGITAL EQUIPMENT CORPORATION


TO DETAIL "E"

NOTES:
 A. INSTALL VINYL FOAM BETWEEN UNIBUS & OTHER CABLES WHERE UNIBUS GOES THRU CABLE CLAMPS.
 B. DVII-BA DISTRIBUTION PANEL (H317C) CONTAINING D-CS-54-1153) REFER TO DETAILS "E" AND "F" ON SHEET # 7.



FROM MODULES (DETAIL "A") BEND "A" TO H317C DISTRIBUTION TO PANEL (DETAIL "E")

NOTE THAT UJ9, UJ11, LJ12, LJ10 CABLES CAN PASS THROUGH THE FOLDED AREA AS SHOWN BY DOTTED ARROW AND SOLID ARROW. NOTE THAT FOLDED CABLE IS INSTALLED IN DETAIL "B" UPSIDE DOWN FROM VIEW SHOWN IN DETAIL "C" - REFER TO POSITION OF BEND "A".



UPPER DVII-BA (U PREFIX)
 UJ12
 UJ10
 UJ9
 UJ11
 LOWER DVII-BA (L PREFIX)
 LJ12
 LJ10
 LJ9
 LJ11

SEE NOTE "B"


REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	BASIC ASSY. DVII	SIZE CODE	DUA	NUMBER	DVII-0-0	REV.	
SCALE	NONE	SHEET	6	OF 4	DIST.		

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION

VIEW FROM SLOT SIDE

- NOTES:
1. IF END OF BOX REPLACE M920 WITH M920.
 2. IF LAST UNIT IN BASIC BOX REPLACE M920 WITH BC11A CABLE END WHEN EXPANDING TO PERIPHERAL BOX.
 3. IF FIRST UNIT IN EXPANDER BOX REPLACE M920 WITH BC11A CABLE END.
 4. TWO M7839 CARDS ITEM # 22 ARE LOCATED IN SLOTS 5 & 6 FOR FIRST DVII-PA; FOR SECOND DVII-PA LOCATE TWO MORE M7839 CARDS TO SLOTS 7 & 8.



REVISIONS		
CHK	CHANGE NO	REV

THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE AND IS THE PROPERTY OF THE AIR FORCE. IT IS TO BE CONTAINED IN ALL FORMS AND REPORTS AND NOT TO BE RELEASED TO THE PUBLIC WITHOUT AUTHORITY.

VECTORS:

OCTAL TO SWITCH POSITION CONVERSION M7837 **7837**

	VECTORS 1 2 3			VECTORS 5 4 3		
	8	7	6	5	4	3
300	ON	OFF	OFF	ON	ON	ON
304	ON	OFF	OFF	ON	ON	ON
310	ON	OFF	OFF	ON	ON	OFF
314	ON	OFF	OFF	ON	ON	OFF
320	ON	OFF	OFF	ON	OFF	ON
324	ON	OFF	OFF	ON	OFF	ON
330	ON	OFF	OFF	ON	OFF	OFF
334	ON	OFF	OFF	ON	OFF	OFF
340	ON	OFF	OFF	OFF	ON	ON
350	ON	OFF	OFF	OFF	ON	OFF
360	ON	OFF	OFF	OFF	OFF	ON
370	ON	OFF	OFF	OFF	OFF	OFF
400	OFF	ON	ON	ON	ON	ON
410	OFF	ON	ON	ON	ON	OFF
420	OFF	ON	ON	ON	OFF	ON
430	OFF	ON	ON	ON	OFF	OFF

*VECTOR BIT 2 IS CONTROLLED BY DV11 LOGIC

POP 11 BIT TO OCTAL DIGIT CORRESPONDANCE

BIT	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
EXAMPLE	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
OCTAL DIGIT	6TH			5TH			4TH			3RD			2ND			1ST		
EXAMPLE	7			7			5			0			0			0		

NOTE: I/O DEVICE ADDRESS IN #11 LITERATURE ARE VARIOUSLY GIVEN AS 760 000 THRU 777 777 AND AS 160 000 THRU 177 777. THESE ARE EQUIVALENT IN MACHINES WITHOUT MEMORY MANAGEMENT. WHENEVER BITS 15, 14, AND 13 ARE ALL "1" (15X XXX OR 17X XXX) THE PROCESSOR ALSO MAKES BITS 17 AND 18 "1" (76X XXX OR 77X XXX) [ON MACHINES WITH MEMORY MANAGEMENT I/O DEVICE ADDRESSES ARE IN PHYSICAL MEMORY AT 760 000 THRU 777 777. THEY ARE ONLY AVAILABLE TO A PROGRAM IF SOME VIRTUAL ADDRESS AREA IS MAPPED INTO THIS PHYSICAL AREA.]

JUMPERS AND MODIFICATIONS
 BR LEVEL SELECT BOARD - M7837
 BR PLUG SHOULD BE 5400778 (LEVEL #5)
 (AS SUPPLIED STANDARD)

OCTAL TO JUMPER CONVERSIONS FOR M7807

	VECTORS 1 5			VECTORS 6 7 3		
	8	7	6	5	4	3
300	OUT	IN	IN	OUT	OUT	OUT
304	OUT	IN	IN	OUT	OUT	OUT
310	OUT	IN	IN	OUT	OUT	IN
314	OUT	IN	IN	OUT	OUT	IN
320	OUT	IN	IN	OUT	IN	OUT
324	OUT	IN	IN	OUT	IN	OUT
330	OUT	IN	IN	OUT	IN	OUT
410	IN	OUT	OUT	OUT	OUT	IN

ADDRESSES:

M7836
 DV11 DATA CONTROL ADDRESS OFF-1, ON-0
 BITS 9, 11, 12 ARE OFF
 BIT 10 IS ON

	8 7 6			5 4	
775	000	ON	ON	ON	ON
	040	ON	ON	ON	OFF
	100	ON	ON	OFF	ON
	140	ON	ON	OFF	OFF

M7807
 DV11 MODEM CONTROL ADDRESS OUT-1, IN-0
 BITS 9, 11, 12 ARE OUT
 BIT 10 IS IN

	8 7 6			5 4 3		
775	020	IN	IN	IN	IN	OUT
	060	IN	IN	IN	OUT	OUT
	120	IN	IN	OUT	IN	OUT
	160	IN	IN	OUT	OUT	IN

OUT
126

REVISIONS

CHK	CHANGE NO	REV

TITLE	DATA CONTROL	SIZE CODE	NUMBER	REV.
SCALE	SHEET 2 OF 5	DIA	3 11-7-7	

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE May 17, 1974

TITLE DV11 Communications Multiplexor

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE
A	ECO CHANGE	00001	J. McNAMARA	5-75		

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

ENG	APPD	SIZE	CODE	NUMBER	REV
		A	SP	DV11-0-1	A

DEC 16 (392)-1079-N971
DRA 107

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

General Description

The DV11 is a sixteen line synchronous multiplexor for the PDP-11 family of computers.

The DV11 is designed to achieve very high throughput (16 lines times 1200 characters per second times two directions equals 38,400 characters per second) by use of NPR transfers on both transmission and reception. The use of control bytes stored in core tables makes the DV11 essentially a classical state machine and permits it to achieve hardware throughput capabilities without committing the hardware design to any specific protocol.

The DV11 is housed in a nine slot double system unit and includes a distribution panel for each eight line group and a complete sixteen line modem control identical to the DM11-BB modem control, but with Data Set Ready and New Sync substituted for Secondary Receive and Secondary Transmit respectively.




Figure 1: Block Diagram of DV11

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 2 OF 36

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

The basic elements of the DV11 are shown in figure 1.

The Synchronous Receivers (16) assemble characters received from serial communications lines and assert a flag as each character is received. The Synchronous Transmitters (16) disassemble characters and transmit them on serial communications lines and assert a flag whenever they can accept another character for transmission.

The Master Scanner sequentially checks the Synchronous Receivers and Synchronous Transmitters for each line to see if flags exist.

The Character Processor is a ROM controlled microprocessor which handles all characters received or transmitted by the DV11. It controls all non-Unibus data transfers and steps the Master Scanner. Except for those occasions where a Unibus instruction or NPR transfer involving the DV11 is taking place, the microprocessor never stops.

The Received Character Storage Silo is a first-in, first-out storage buffer. While most characters received by the DV11 will propagate through this buffer and be directly transferred to PDP-11 core by means of an NPR transfer, the occasion may arise when the attention of the PDP-11 program is required before this is done in the case of a particular character. To prevent the Synchronous Receivers from experiencing data overruns during the interval that the DV11 is awaiting program attention, the microprogram will continue to load the received characters into the first-in first-out buffer, but the action of the Character Processor in withdrawing characters from the buffer will cease until the PDP-11 program responds to the interrupt caused by the special character at the bottom of the silo buffer. The character which requires PDP-11 program attention is copied into the Next Received Character Register at the time the aforementioned interrupt is generated.

The Next Received Character Register is a Unibus addressable register used by the microprogram to show the PDP-11 program any received character, along with line number and error flags, for which the microprogram requires assistance in processing.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16-(381)-1022-N370

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

The NPR Control is the hardware which the microprogram uses to gain control of the Unibus in order to store received characters, obtain characters for transmission, and obtain control bytes that direct the character processing.

The RAM contains the current addresses and byte counts used in the aforementioned NPR transfers. The initial values are loaded by the PDP-11 program via the Unibus and these values are subsequently updated by the microprogram. The RAM also contains a line protocol byte for each line by which the PDP-11 program can specify what action is to be taken when the byte count reaches zero and what type of block check polynomial should be used. In addition, a line state byte is stored for each line providing a snapshot of what microprogram activity is in progress on a particular line.

Operation

The Master Scanner checks both Synchronous Receivers and Synchronous Transmitters for flags indicating that characters are to be read from them (receivers) or loaded into them (transmitters).

If the Master Scanner finds a receiver flag, the microprocessor performs a data transfer operation reading a character from that Synchronous Receiver and loading it into the Received Character Storage Silo.

If the Master Scanner finds a transmitter flag, the microprocessor utilizes the NPR Control to obtain a character from core and to obtain a control byte from core. The control byte contains information regarding any special treatment the character is to receive during transmission. After any such treatment, the microprocessor loads that character into that Synchronous Transmitter for transmission.

In addition to servicing Synchronous Receiver flags and Synchronous Transmitter flags, the microprocessor also retrieves characters from the Received Character Storage Silo. As removed from the character storage silo, each character is accompanied by its line number and error flags.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

DEC FORM NO DEC 16-(381)-1022-N370

TITLE DV11 Communications Multiplexor

If any of the error flags are set, the microprocessor places the character in the Receiver Interrupt Character Register and generates an interrupt. If there are no error flags set, the microprocessor appends "Mode bits" to the high order end of the character and uses the resultant expanded character as an offset in a core table from which a control byte appropriate to that character and mode is retrieved. The control byte indicates whether or not an interrupt should be generated (i.e., special character), whether or not the character should be included in the block check character calculation, whether or not the character should be stored in the core message table for that line, and whether or not the "mode bits" for that line should be changed. In those cases where the microprocessor deposits a character in the Receiver Interrupt Character Register (either because of error flags or as a result of information in the control byte), no further action** is taken by the microprocessor in retrieving characters from the received character storage silo until so directed by the setting of System Control Register bit 08 - Receiver Interrupt Response Complete.

The details of DV11 operation are best understood by reference to the register bit explanations which follow.

*Mode bits are always loaded into bits 08, 09, and 10. Thus, the core tables containing the mode bytes always contain 256 bytes for each mode - i.e., all received characters are treated as 8-bit characters.

**If the program is too tardy in servicing the Receiver Interrupt Character Register, the silo will overflow - See System Control Register (address X00) bit 14.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

System Control Register - Address X00

The System Control Register is a byte addressable register. The bit assignment is as follows:

Bit	Description
00	Microprocessor This bit when set permits the DV11 to cycle the Microprocessor that controls the DV11. This is read/write, CLEARED by Initialize. System programs must set this bit for the DV11 to function.
01	ROM Single Step (For Maintenance Use) This bit permits the PDP-11 program to execute one ROM cycle (only). This bit is read/write, cleared by Initialize. When the ROM cycle begins, this bit is automatically cleared.
02	ROM Branch Disable (For Maintenance Use) This bit when set assures that the DV11 microcode will not branch if the ROM cycles to a branch instruction while this bit is set. This bit is read/write, cleared by Initialize.
03	ROM Data Source Select (For Maintenance Use) This bit when set enables the ROM Data Register (a microprocessor register) to be loaded from the Unibus by doing a write into the Special Functions Register (address X12). This bit is read/write, cleared by Initialize.
04-05	Memory Extension The information stored in these bits becomes bits 16 and 17 respectively of any current address or control table base address loaded by the program into the RAM. These bits are read/write (cleared by Initialize) but when read, represent only the status of bits 4 and 5 of the System Control Register, not the status of address bits 16 and 17 of the selected line. See the Line Control Register for further information. This arrangement permits interrupt service routine to save the contents of the System Control Register accurately.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

- 06 Receiver Interrupt Enable
This bit, when set, permits the setting of bit 7 to generate an interrupt request. RW Init. clears.
- 07 Receiver Interrupt (Vector A)
This bit, when set, indicates that the microprocessor has either (1) withdrawn a byte from a core control table indicating that an interrupt should be generated for the character presently being processed, or (2) the character presently being processed has one or more of its associated error flags set or (3) experienced a zero byte count, non-existent memory location, or memory parity error in processing this character. The program should respond to this interrupt by setting SCR08. (The program might wish to alter the Control Byte Storage Register before setting SCR08.) This bit is read only except when SCR09 is set. It is cleared by Initialize.
- 08 Receiver Interrupt Response
The setting of this bit clears SCR07 and allows the microprocessor to take action on the character in the RICR (according to the information stored in the Receiver Control Byte Storage Register) and to continue removing characters from the receive silo for processing.
- 09 Bit 7 & 15 Write Enable (Maintenance)
This bit, when set, permits the program to write bits 7 and 15 of this register. This bit is read/write, cleared by Initialize. This register must be word addressed when and while this bit (SCR09) is set.
- 10 NPR Status Overflow Interrupt
This bit, when set, indicates that the DV11 hardware checked the NPR status register (a silo) and found that there was no room due to insufficient program attention to servicing this register. All DV11 transmitter action in performing NPR transfers will cease until this condition is corrected. This bit is read/write, cleared by Initialize.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

- 11 Master Clear
This bit, when set, generates "Initialize" within the DV11 data handling sections (It does not affect the modem control.). The silos (both received character and NPR status*) are cleared. The secondary registers are not cleared. This bit is read/write and is self-clearing.
 - 12 Storage Interrupt Enable
This bit, when set, permits the setting of bit 12 to generate an interrupt request. Read/write, cleared by Initialize.
 - 13 NPR Status Interrupt Enable
This bit, when set, permits the setting of bit 15 to generate an interrupt request. This bit is read/write, cleared by Initialize.
 - 14 Unused
 - 15 NPR Status Interrupt (Vector B)
This bit is set whenever there is one or more entries in the NPR Status Register, which is a silo-type register. The reading of that read-once register clears this bit, but it resets again if a new entry moves down into the register to replace the previously read entry. This bit is read only except when SCR09 is set, when it is read/write. This bit is cleared by Initialize.
- *The NPR Status Register Bit 15 ("Entry Present") is cleared by Initialize; the other bits are not.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Receiver Interrupt Character Register - Address X02

This register is read only, cleared by Initialize.

Bits Description

00-07 Interrupting Character
 These bits contain the interrupting character, right justified. The least significant bit is bit 00. On parity-equipped characters, less than 8 bits, the parity bit will appear immediately to the left of the highest order bit in the character. See special note associated with Error Code 0101 below.

08-11 Line Number
 The bits indicate the line number on which the interrupting character was received. Bit 8 is the least significant bit.

12-15 Error Code
 These bits indicate the reason that the character shown in bits 00-07 generated an interrupt request.
 Refer to Chart.

Error Code Bit	Meaning
15 14 13 12	
0 0 0 0	SPECIAL CHARACTER The receipt of this character caused the seizure of a control byte which had bit 00 (generate interrupt) set indicating that this is a special character.
0 0 0 1	PARITY ERROR This character was received with a parity sense opposite to that selected for this line by the parity sense switches on the line card.
0 0 1 0	OVERRUN The character(s) preceding this character on this line has (have) been lost due to failure of the DV11 receiver system to keep up with the incoming character rate on this line.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Error Code Bit	Meaning
15 14 13 12	
0 0 1 1	PARITY ERROR AND OVERRUN (see previous listings)
0 1 0 0	BYTE COUNT WARNING This character has been stored, but it is the last character that can be stored for this line as the byte count is now zero for reception on this line.
0 1 0 1	BLOCK CHECK COMPLETED A block of text or data and the associated block check characters have been received and the program should now check the accumulated receiver block check; the DV11 presents the OR of the high and low bytes of that register in bits 00-07 of this register.
0 1 1 0	UNDEFINED
0 1 1 1	UNDEFINED
1 0 0 0	BYTE COUNT ZERO This character was not stored, as the byte count for reception on this line is zero and thus there is no place to store this character.
1 0 0 1	UNDEFINED
1 0 1 0	UNDEFINED
1 0 1 1	UNDEFINED
1 1 0 0	PROCESSING ERROR 00 A nonexistent memory time-out occurred when the DV11 attempted to store this character.
1 1 0 1	PROCESSING ERROR 01 A nonexistent memory time-out occurred when the DV11 attempted to obtain the control byte associated with this character.
1 1 1 0	PROCESSING ERROR 10 A memory parity error occurred when the DV11 attempted to store this character. (NOTE: this error should never occur, as the memory parity logic gives alarms only on DATO transfers).
1 1 1 1	PROCESSING ERROR 11 A memory parity error occurred when the DV11 attempted to obtain the control byte associated with this character.

In response to a receiver interrupt (SCR07), the PDP-11 Program should examine this register (Receiver Interrupt Character Register), make any desired changes in the Receiver Control Byte Storage Register, and then set SCR08.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Line Control Register - Address 04

This register controls the maintenance features associated with each line in the DV11 and provides an opportunity for the PDP-11 program to read the extended address bits for each line.

The following bits are read only and may be read only after the appropriate bits in the Secondary Register Selection Register have been conditioned to select the appropriate secondary register for the appropriate line: 04, 05, and 07.

The following bits are read/write, but the read is only a read of the most recently written entry into this bit of this register, not a read of the status of this bit for this line (This is referred to as "write/limited read"). A write into one of these bits does not affect the selected line unless bit 15 is also set: 08, 09, 10, 11, 12, 13, and 14. An example will clarify this. The PDP-11 program can read and write LPR 13 (Receiver Enable) at any time, but reading will only tell the program whether or not LPR 13 is set, not whether or not a particular line's receiver is enabled or not. In addition, the line specified in Secondary Register Selection Register bits 00-03 will not be placed in Receiver Enable mode merely by the writing of bit 13 of the LPR. Rather, the line will be placed in Receiver Enable mode only when bit 15 is set in addition (or subsequent to) bit 13 being set.

The line number to which the maintenance information, search sync, or extended address applies is specified by bits 00-03 of the Secondary Register Selection Register.

The bit functional assignments are as follows:

- 00-01 Reserved for Maintenance
(Caution: Various bits may appear here during normal DV11 operation.)
- 02-03 Unused

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

04 05 Extended Address Read (Read Only)

For the line number entered in bits 00-03 of the Secondary Register Selection Register these bits represent the status of bits 16 and 17 of the secondary register specified by bits 08-11 of the Secondary Register Selection Register. This permits the PDP-11 program to read the Extended Address bits of the Current Address and Control Table Base Address entries in the RAM.

06 Unused

07 Maintenance Bit Window (Maintenance)

When in the maintenance mode 01 only, this bit can be used to monitor the input to the receiver logic of the selected line. The stimulus that creates the input could be either the maintenance Data bit or the serial output of the transmitter, depending on the state of the Transmitter Disable bit. Program read only. This bit does not represent the status of the selected line.

08 Maintenance Clock Pulse (Maintenance) (See Bit 15)

This bit is used to simulate the Transmitter and Receiver Clock. It is used for diagnostic purposes only. With this bit, the diagnostic has the ability to single step the interface. Setting this bit causes the transmitter to transfer a bit from the internal shift register to the output of the transmitter and causes the receiver to transfer the input of the receiver into the internal shift register.

This bit is program write only and is self-clearing. It pulses all DV11 lines that are in maintenance mode 01.

09 Transmitter Disable (Maintenance) (See Bit 15)

This bit, when set, disables the output of this line's Synchronous Transmitter. In this way data from the Maintenance Data bit may be entered into the receiver. This bit is used only for maintenance purposes and is write/limited read.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

11 & 12 Maintenance Mode Select (See Bit 15)

These bits are used to select any one of the three maintenance modes:

	BIT SETTING	
	12	11
1. Internal Maintenance Mode	0	1
2. External Maintenance Mode	1	0
3. Internal Maintenance Mode for Systems Testing	1	1
4. Normal Operation	0	0

Internal Maintenance Mode (01)

Internal Maintenance Mode clocking comes from the Maintenance Clock Pulse bit (bit 08) driven via the program. While using this mode, the following EIA level converters are disabled (This is done so that the majority of the logic can be diagnosed without disconnecting the modem cable.):

- Receiver Clock
- Transmitter Clock
- Receiver Data
- Transmitter Data

Transmitted data is looped to received data on a TTL basis.

External Maintenance Mode (10)

When in the external maintenance mode, all lines connected to the data set must be removed at the data set interface. A special connector replaces the connector of the data set. The function of the special connector is to turn around specified signals after level conversion and bring them back to the DV11 as simulated inputs.

Clocking in this mode is under control of internal DV11 clocks in the same way as Internal Maintenance Mode 11.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Internal Maintenance Mode for Systems Testing (11)

With bits 12 and 11 both set to a one (mode 11), the internal maintenance mode provides internal clocking for the receiver and transmitter. The clocking rate is controlled by switches on the DV11 line cards. Mode 11 will be the same as mode 01 with respect to data set control leads and TTL data loopback. The only difference is that in mode 11 the receiver and transmitter clocking is derived from internal clocks.

Bits 11 and 12 are write/limited read.

NOTE: If bits 12 and 11 are zero, normal operating mode is assumed.

13 Receiver Enable (See bit 15)

When this bit is set by the program, a sync search is initiated on this line by the receiver logic. After an initialize, this bit must be set by the program before any reception can begin on this line - i.e., Receiver Active (See "Line State" secondary register) will not set unless this bit has been set.

A switch for each line determines whether the receiver searches for one sync character or for two in a row.

A successful sync search results in the setting of Receiver Active (Line State Bit 00) for this line.

This bit is write/limited read.

NOTE: Should it be desired to resynchronize during the course of reception, the program could accomplish this by setting "Receiver Resynchronize" (Line State 01). To shut down reception on a line, the program should clear Receiver Enable and then set Receiver Resynchronize.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

14 Maintenance Data (Maintenance) (See Bit 15)

This bit is used only in the maintenance mode by the diagnostic program. In maintenance mode 01 this bit can be used to simulate data at the receiver input. When used as a simulated input to the receiver, the Transmitter Disable bit must be set to inhibit additional input from the transmitter. This bit should be cleared if it is not being used as the simulated input. If this bit were inadvertently set in maintenance mode and the transmitter Disable bit was clear, the receiver input would have two sources of input. This bit is write/limited read.

15 Maintenance Conditions Strobe (Maintenance)

The setting of this bit records the status of bits 08, 09, 10, 11, 12, 13, and 14 into the status flip-flops associated with the line specified in bits 00-03 of the Secondary Register Selection Register. This bit is self-clearing, hence write only. It may be set at the same time as the bits whose status it records, as its action is delayed until the conclusion of the instruction cycle which set it. This bit is necessary due to "reads" in the PDP-11/20 being "read-write" cycles, and certain synchronization requirements associated with mode changes during clocking pulses.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Secondary Register Selector - Address X06

The bits in this register provide a path for the program to access the various locations in the DV11 RAM. The program may read or write these locations. The various locations may be thought of as registers.

Interrupt service routines must save the contents of this register so that no changes occur between the setting of bits in this register and the reading or writing of the Secondary Register Access Register - Address X10.

The bit assignments of the Secondary Register Selector Register are as follows:

Bit Description

00-03 Line Selection

For each type of register selected by bits 08-11, there are 16 registers - one per line. The setting of the Line Selection bits determines exactly which of these line registers is to be addressed.

04-07 Unused

08-11 Register Selection

These bits determine which type of register is addressed for the line number specified in bits 00-03.

Bits

11	10	9	8	Description
0	0	0	0	Transmitter Primary Current Address
0	0	0	1	Transmitter Primary Byte Count
0	0	1	0	Transmitter Secondary Current Address
0	0	1	1	Transmitter Secondary Byte Count
0	1	0	0	Receiver Current Address
0	1	0	1	Receiver Byte Count
0	1	1	0	Transmitter Accumulated Block Check
0	1	1	1	Receiver Accumulated Block Check
1	0	0	0	Transmit Control Table Base Address

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Bits

11 10 9 8

1	0	0	1	Receiver Control Table Base Address
1	0	1	0	Line Protocol Parameters
1	0	1	1	Line State
1	1	0	0	Transmitter Mode Bits
1	1	0	1	Receiver Mode Bits
1	1	1	0	Line Progress
1	1	1	1	Receiver Control Byte Storage Register

Secondary Registers

These registers are selected by conditioning bits in the Secondary Register Selector Register (Address X06) and then reading or writing into the Secondary Register Access Register (Address X10).

NOTE: The Secondary Registers are NOT cleared by Initialize.

0000 Transmitter Principal Current Address

The Transmitter Principal Current Address secondary register contains the 18-bit core memory address of the next character to be transmitted on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character transmitted on the associated line by the DV11 if the principal message table is being used (Line State secondary register bit 07 set to zero).

0001 Transmitter Principal Byte Count

The transmitter Principal Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line Progress secondary register for this line will control the trans-

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

mission mode when the principal byte count reaches zero; also, the BCC will be transmitted if Line Progress bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Transmitter Mode Bits secondary register continue to control the line transmission mode. A byte count with bit 15 set to zero (at the time the byte count is loaded by the PDP-11 program) is referred to as a "marked" byte count.

This register is incremented by one with each character transmitted on the associated line by the DV11 if the principal message table is being used (Line State 07 set to zero). When this register reaches zero, transmission continues using the transmitter alternate byte count for this line, if the Transmitter Go bit in the Line State secondary register is still set to one.

0010 Transmitter Alternate Current Address

The Transmitter Alternate Current Address register has exactly the same function as the Transmitter Principal Current Address register (0000). This register is incremented by one with each character transmitted by the DV11 on the associated line if the alternate message table is being used (line State secondary register bit 07 set to one).

0011 Transmitter Alternate Byte Count

The transmitter Alternate Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission in the same fashion as described for Transmitter Principal Byte Count.

This register is incremented by one with each character transmitted on the associated line by the DV11 if the alternate message table is being used (line State secondary register bit 07 set to one). When this register reaches zero, transmission continues using the

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

transmitter principal byte count for this line if the Transmitter Go bit in the Line State secondary register is still set to one.

0100 Receiver Current Address

The Receiver Current Address register contains the 18-bit core memory address for storage of the next character to be received on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character received on the associated line by the DV11.

0101 Receiver Byte Count

The Receiver Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be received on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC anticipation based on reaching a zero byte count during reception. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line State secondary register for this line will control the reception mode when the byte count reaches zero; also, the BCC will be expected if Line State bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Receiver Mode Bits secondary register continue to control the line reception mode. When this register reaches zero, an interrupt code is set in the Receiver Interrupt Character register and the DV11 stops transferring received characters to core memory.

0110 Transmitter Accumulated Block Check Character

The Transmitter Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register to enable destination stations to check integrity of transmission on the associated line. Characters to be included in the

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

block check calculation are specified by bit 03 of the transmitter control bytes for each character. The contents of this register are transmitted as two sequential bytes, low-order eight bits first, except when LRC-8 is the selected block check type, in which case a single byte is transmitted. The DV11 automatically clears this register to zero after transmitting its contents.

NOTE

The DV11 computes CRC-16 and CRC-CCITT on a byte at a time basis (parallel), thus the character length must be eight bits. LRC-8 may be selected for characters of 5, 6, 7, or 8 bits.

0111 Receiver Accumulated Block Check Character

The Receiver Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register for checking integrity of data received on the associated line. Characters to be included in the block check calculation are specified by bit 03 of the receiver control byte for that character. The PDP-11 program should clear this register if the accumulated block check at the end of the message is non-zero.

1000 Transmitter Control Table Base Address

The transmitter Control Table Base Address secondary register contains the 18-bit address of the transmitter control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for transmitted characters.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

1001 Receiver Control Table Base Address

The Receiver Control Table Base Address secondary register contains the 18-bit address of the receiver control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for the received characters.

1010 Line Protocol Parameters

The Line Protocol Parameters secondary register contains the transmitter Data Link Escape (DLE) character when required by the associated line protocol, plus control bits to implement protocol requirements and handling of synch characters. The PDP-11 program writes the data in this register for reference by the microprogram. Bit assignments are described in the following table:

LINE PROTOCOL PARAMETERS SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation															
00	Idle Mark if both Byte Counts Zero															
01	Strip Leading Syncs															
02	Unused															
03-04	Block Check Type															
	<table border="1"> <thead> <tr> <th>03</th> <th>04</th> <th>BCC Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>LRC-8 (XOR)</td> </tr> <tr> <td>1</td> <td>0</td> <td>CRC-16 ($X^{16} + X^{15} + X^2 + 1$)</td> </tr> <tr> <td>0</td> <td>1</td> <td>Unused-16</td> </tr> <tr> <td>1</td> <td>1</td> <td>CRC-CLITT ($X^{16} + X^{12} + X^5 + 1$)</td> </tr> </tbody> </table>	03	04	BCC Type	0	0	LRC-8 (XOR)	1	0	CRC-16 ($X^{16} + X^{15} + X^2 + 1$)	0	1	Unused-16	1	1	CRC-CLITT ($X^{16} + X^{12} + X^5 + 1$)
03	04	BCC Type														
0	0	LRC-8 (XOR)														
1	0	CRC-16 ($X^{16} + X^{15} + X^2 + 1$)														
0	1	Unused-16														
1	1	CRC-CLITT ($X^{16} + X^{12} + X^5 + 1$)														
05	DxCMP Receive															
06	DDCMP Transmit															
07	Unused															
08-15	DLE Character															

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

1011 Line State

The Line State secondary register is used by the PDP-11 program and the microprocessor to control and monitor line activities in executing the selected protocol. This register is also used by the PDP-11 program to store mode change and BCC anticipation bits for reference by the microprocessor when a marked receiver byte count reaches zero.

LINE STATE SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation	Read/Write
00	Receiver Active	Read
01	Receiver Resynchronize	Write
02	Transmitter Go	Read or Write
03	Transmitter Underrun	Read or Write zero
04	Transmitter Non-existent Memory (NXM)	
05	Transmitter Memory Parity Error	
06	Sync Strip On	
07	Use Alternate Tables	
08-09	Unused	
10	Expect BCC	
11-12	Unused	
13-15	Next Receive Mode on Marked Byte Count = 0	

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

1100 Transmitter Mode Bits

The Transmitter Mode Bits secondary register contain the 3-bit mode selection field (in bits 00-02) which determines the transmitter control table to be used for controlling transmission on the associated line.

1101 Receiver Mode Bits

The Receiver Mode Bits secondary register contains the 3-bit mode selection field (in bits 00-02) which determines the receiver control table to be used for controlling reception on the associated line.

1110 Line Progress

The Line Progress secondary register contains bits set and referenced by the microprocessor to control and monitor activities on the associated line in executing the selected protocol (these bits are not intended for access by the PDP-11 program). This register also stores mode change and BCC transmission control bits, as set by the PDP-11 program, for use by the microprocessor when a marked transmitter byte count reaches zero.

LINE PROGRESS SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation
00	Send BCC1 Next
01	Send BCC2 Next
02	DLE Sending In Progress
03-04	Unused
05	Expect BCC1
06	Expect BCC2 Next

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

0 Resynchronization Flag Expected

08-09 Unused

10 Send BCC

11-12 Unused

13-15 Next Transmit Mode on Marked Byte Count = 0

1111 Receiver Control Byte Holding

The Receiver Control Byte Holding secondary register provides a location for the microprocessor to store the Receiver Control Byte in bits 00-07 during character processing. The PDP-11 program may set a control byte into this register while responding to a DV11 receiver special character interrupt. When the PDP-11 program signals the DV11 that its interrupt response is complete (SCR 08=1), the microprocessor uses the control byte in this register to control the disposition of the interrupting character in the Receiver Interrupt Character register.

The microprocessor may also use this register to write control bytes that specify character discard only, if an error condition or data block boundary condition caused the interrupt; the existing mode specified in the control byte is not altered. The PDP-11 program should not write this register except during initialization or interrupt response cycles.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Special Functions Register - Address X12

Reserved for maintenance. Various bits may appear here during normal operations. Word addressable.

NPR Status Register - Address X14

This register is a silo-type register in that it is read once, in that a new entry "falls" into the register if there are additional "entries" existing at the time that the read of this register is completed. This register is read only.

This register reports various interrupt-causing conditions associated with the transmitter NPR hardware. Interrupt conditions related to various transmitter NPR operations are stacked up in a first-in first-out storage buffer along with the line number being serviced when this condition occurred. As soon as the program has finished reading this register once, a new entry is cycled into the register in place of the former entry. The interrupt is SCR 15 (NPR Status Interrupt). This register is read only, not cleared by Initialize, except for bit 15 which is cleared by initialize.

Bits Description

00-03 Line Number

These bits indicate which line was being serviced when the interrupt condition developed. The format of these bits is the same as bits 00-03 of the Secondary Register Selection Register (SRSR) so that the program can load these bits into the SRSR and read the appropriate current address of byte count.

04-07 Unused

08-11 These bits indicate the type of interrupt condition which occurred. The hardware is designed so that simultaneous occurrences on the same line create separate entries (Example: non-existent memory and byte count zero both occur).

NOTE that the condition codes are the addresses of the secondary registers which apply.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Code Condition

0000 Transmitter Principal Current Address sent NPR hardware to a non-existent memory location (NXM).

0001 Transmitter Principal Byte Count = 0.

0010 Transmitter Alternate Current Address sent NPR hardware to a non-existent memory location.

0011 Transmitter Alternate Byte Count = 0.

1000 Transmitter Control Table Base Address - fetching control byte produced NXM or a memory parity error. The program should examine the Line State secondary register for further details.

12-14 Unused

15 Entry Present

When set, this bit indicates that bits 00-11 contain a valid entry. Reading the register or generating initialize clears this bit. It re-sets when another status report entry reaches the "bottom" of the silo and can be read in bits 00-11. Bits 00-11 are meaningless unless this bit (15) is set.

Reserved Register - Address X16

Bits Function

00-15 Reserved - word addressable

CONTROL BYTE FORMATS

The DV11 achieves its high throughput and generalized operating capabilities by having both the transmitter and the receiver character handling apparatus perform NPR cycles to control by tables in PDP-11 core to determine the next step to take with regard to the particular character being processed. The bit assignments in the control bytes are arranged such that the same control bytes may be used for both transmission and reception if the communications protocol being used progresses from

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

mode to mode in a symmetrical fashion on both transmit and receive and provided that the same characters would be included in the Block Check Character in both transmission and reception.

BITS	TRANSMITTER CONTROL	RECEIVER CONTROL
	BYTE FUNCTION	BYTE FUNCTION
05-07	NEXT MODE Determines next transmission mode used on this line.	NEXT MODE Determines next reception mode used on this line.
04	RESERVED	STORE/DISCARD Determines whether this character is stored in message table or is discarded.
03	INCLUDE IN BCC YES/NO Determines whether or not this character will be included in the BCC being accumulated for this line.	INCLUDE IN BCC YES/NO Determines whether or not this character will be included in the BCC being accumulated for this line.
02	SEND BCC NEXT Tells Transmitter Logic to send the 16-bit BCC after the character presently being handled. (8-bit if LRC selected)	EXPECT BCC NEXT Tells receiver logic to expect the 16-bit BCC after the character presently being handled. (8-bit if LRC selected)
01	SEND DATA LINK ESCAPE NEXT Tells transmitter logic to send Data Link Escape character from Secondary Register 1010 before sending the character presently being handled. (8-bit if LRC selected).	RESERVED

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

00 RESERVED
GENERATE AN INTERRUPT
The setting of this bit causes the character presently being processed to generate an interrupt. The microprocessor moves that character to the Receiver Interrupt Character Register and generates an interrupt request.

SPECIFICATIONS

SYSTEM ADDRESSES

The DV11 uses the same address space as the DM11-A. The first DV11 in a system would be at 775000; the next at 775040; then 775100; and finally, 775140. If there are DM11-A's in the system already, the first DV11 would be at 775040. The DV11 data handling and modem control use a total of ten registers.

INTERRUPT VECTORS

The DV11 requires three interrupt vectors - two for the data handling section and one for the modem control. The interrupt vectors are in the floating vector space that starts at 300. The DV11 modem control follows the DM11-BB which follows the DM11. The DV11 data handling section follows the DUP11 which in turn follows the DUL1.

TIMING CONSIDERATIONS

The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN EN) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan and changing the line number with one machine cycle.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Programs should not spin on flags in the DV11 secondary registers using loops less than 30 (octal) instructions; to do so may interfere with DV11 RAM microprocessor / UNIBUS access interlocks.

ORDER NUMBERS

DV11-AA Double System unit contains all DV11 logic except the line cards and distribution panels. No lines are implemented.

DV11-BA Line cards and distribution panel for eight lines. Requires 5-1/4 inches of cabinet space. Two DV11-BA's can be used with one DV11-AA.

To configure an 8 line DV11, order 1 DV11-AA and 1 DV11-BA.

To configure a 16 line DV11, order 1 DV11-AA and 2 DV11-BA's.

BUS LOADS

Two bus loads.

POWER CONSUMPTION

15 Amps @ +5 Volts

1 Amp @ -15 Volts

0.5 Amps @ +15 Volts

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

ENVIRONMENTAL

+ 10 degrees to + 50 degrees C with a relative humidity of 20% to 95%.

SPACE REQUIREMENTS

DV11-AA: Two system units (SU's).

DV11-BA: 5-1/4 inches of cabinet space (SM PAX).

CABLES

Order BC05D-25 modem cables.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	-

TITLE DV11 Communications Multiplexor

PROGRAMMABLE MODEM CONTROL DEVICE REGISTERS

The two programmable modem control device registers and their specific bit assignments are listed in the following paragraphs.

Control Status Register (CSR) (Address: 770XX0)

Bit	Status	Description																														
03:00	LINE #	The LINE # bits are the binary addresses for the modem control's 16 lines (0-15) as follows:																														
		<table border="1"> <tr> <th>Bit</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> <th>Line #</th> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td>⋮</td> <td>⋮</td> </tr> <tr> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>15</td> </tr> </table>	Bit	3	2	1	0	Line #		0	0	0	0	0		0	0	0	1	1					⋮	⋮		1	1	1	1	15
Bit	3	2	1	0	Line #																											
	0	0	0	0	0																											
	0	0	0	1	1																											
				⋮	⋮																											
	1	1	1	1	15																											

If the Scan is cleared by INITIALIZE or CLR SCAN, the Line # Register will settle in 16μs ±10%. When settled, the Line # Register will be set to Line #0(0000).

NOTE

When the Scan is enabled (or STEP) the next line to be tested will always be Line # +1. These bits are Read/Write and are cleared by INITIALIZE and by CLR SCAN.

04 BUSY BUSY provides a program indicator that is set to 1 when the Scan is cycling. This bit is particularly useful to determine when a CLR SCAN (bit 11) has completed the task of cycling 0s into the Scanner's memory elements.

In addition, this bit must be tested for 0 if SCAN ENABLE was turned off preparatory to changing the Line #.

In Interrupt Mode, this procedure guarantees that detected transitions are serviced before the Line # is changed. (If functioning with interrupts OFF, then DONE should be tested after BUSY is found to be 0.)

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

Bit	Status	Description
05	SCAN EN	The SCAN ENABLE flip-flop allows the scan to "free run" -- testing all lines sequentially if the DONE flip-flop is cleared. When the SCAN EN flip-flop is set to 1 and DONE is 0, a ring counter is allowed to cycle in the following order (from Rest): a. Increment line counter. b. Store contents of memory (Line # Address) in the HOLD flip-flop. c. Write current modem status into memory. d. Compare HOLD and contents of memory for Interrupt conditions. The ring counter continues to cycle (a to d) if DONE remains 0 and SCAN EN is set. If the SCAN EN flip-flop is negated while the ring counter is cycling (i.e., DONE net set) the ring counter will come to rest in 1.2μs ±10% (MAX). The line # Register must not be changed until BUSY (bit 04) is found to be 0. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.
06	INTER EN	If set to 1, Interrupt Enable allows DONE to cause an interrupt on priority four (4). This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.
07	DONE	The DONE flag, when set to 1, indicates that the hardware Scan has detected a transition on CARRIER, SEC RX, CS, or the RING Modem Status leads. Additionally, DONE freezes the Scan which makes available to the programmer: a. The Line # that caused the interrupt. b. The state of the flags (4 bits) c. Modem status (8 bits)

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

- 08 STEP
This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.
STEP, when set to 1, causes the Scan to increment the Line # and test that line for interrupts causing transitions. STEP can be used in place of SCAN EN, but care should be exercised that the Scan rate is great enough (milliseconds) so that double carrier transitions will be detected. Additionally, DONE does not inhibit STEP. A STEP requires 1.2µs + 10% to execute. This bit is Write Is Only.
- 09 MAINT MODE
When the MAINT MODE flip-flop is set to 1, it conditions the Scan Input (RING, CLEAR TO SEND, CARRIER, and SEC RX) to a 1 or ON state. Utilizing STEP or SCAN EN with MAINT MODE exercises 100 percent of the scan logic (not the data multiplexers). This includes the interrupt circuits (M7821) and the address selector (M105).
This mode provides a diagnostic feature, as well as an on-line test facility for the modem control's interaction with the Unibus. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.
- 10 CLEAR MUX
CLEAR MUX clears the REQUEST TO SEND, TERMINAL READY, SEC TX, and LINE EN flip-flops for all lines, when this bit is set to 1. This bit is Write Is Only.
- 11 CLR SCAN
CLEAR SCAN clears all active functions (Line #, SCAN EN, etc., and the memory logic, when this bit is set to 1. The memory logic requires 18.8µs + 10% to cycle a CLEAR through the memory locations. This function is especially useful if the programmer requires knowledge of the ON states of CARRIER, CLEAR TO SEND, RING and SEC RX. When the Scan is enabled (or STEP) following a CLR SCAN, an interrupt will occur for all ON states as they will appear (to the logic) as OFF to ON transitions.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

- 12 DSR
The DATA SET READY flag is 1 if an ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN.
- 13 CS
The CLEAR TO SEND flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN.
- 14 CO
The CARRIER flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN.
- 15 RING
The RING flag is 1 if an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN.

Line Status Register (LSR) (Address: 770XX2)

Bit	Status	Description
00	LINE EN	The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	

TITLE DV11 Communications Multiplexor

- 01 TERM RDY
This bit is Read/Write and cleared by INITIALIZE and CLEAR MUX.
Controls switching of the data communications equipment to the communication channel (via modem).
Auto-Dial and Manual Call origination: Maintains the established call.
Auto-Answer: Allows "handshaking" in response to a RING signal.
This bit is Read/Write and is cleared by INITIALIZE and CLEAR MUX.
- 02 RS
When REQUEST TO SEND is set to 1, it conditions the modem for transmit if the communications channel has been established (switched network). This bit is Read/Write and is cleared by INITIALIZE and CLEAR MUX.
- 03 NS
The New Sync (201) flip-flop, when 1, presents a high to the New Sync lead. This bit is Read/Write and is cleared by INITIALIZE or CLEAR MUX.
- 04 DSR
When the state of the modem's Data Set Ready lead is a high, this bit is a 1. The DSR bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.
- 05 CS
This bit reflects the current state of the modem CLEAR TO SEND lead. An ON indicates that the modem is ready to transmit data. This lead is most often the result of the REQUEST TO SEND lead. The CS bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	A

TITLE DV11 Communications Multiplexor

- 06 CO
This bit reflects the current state of the modem carrier detect lead. An OFF indicates that the received signal is unsuitable for demodulation. The CO bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.
- 07 RING
This bit reflects the current state of the modem's ring lead. The RING bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.

NOTE

The Line Status Register bits 07 are inhibited when LINE EN is 0.

System Addresses

The DV11 modem control uses two address locations in the floating address area.

Interrupt Vectors

Each modem control requires one interrupt vector. The vector addresses are assigned upward from 300 to 777. The modem control falls in behind the DV11 in contiguous assignments from 300.

Timing Considerations

The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN EN) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic (Paragraph 4.4) force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan and changing the line number with one machine cycle.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS
PARTS LIST

QUANTITY / VARIATION

MADE BY <i>John McNamara</i>	CHECKED <i>Ed Roberts</i>	SECTION
DATE <i>April 16, 1975</i>	DATE <i>4-17-75</i>	
ENG <i>John G. McNamara</i>	PROD <i>R. Wall</i>	ISSUED SECT.
DATE <i>4-17-75</i>	DATE <i>4-17-75</i>	

ITEM NO.	DWG NO. / PART NO.	DESCRIPTION
1	ZJ192-RB	DV11 Diagnostic kit
		NOTE: The ZJ192-RB diagnostic kit includes,
		but is not necessarily limited to, the
		following diagnostics: Maindec-11-DZDVA,
		Maindec-11-DZDVB, Maindec-11-DZDVC,
		Maindec-11-DZDVD, and Maindec-11-DZDVE.

DV11- 6																		
	1																	

TITLE DV11 Software List	ASSY NO. <i>H</i>	SIZE A	CODE PL	NUMBER DV11- 6 -6	REV.	ECO NO.
SHEET 1 OF 1		DIST.				

DIGITAL EQUIPMENT CORPORATION
 MAYNARD, MASSACHUSETTS
PARTS LIST

MADE BY John McNamara	CHECKED <i>Sam Roberts</i>	SECTION
DATE April 16, 1975	DATE 4-17-75	
ENG <i>John McNamara</i>	PROD R. Well	ISSUED SECT.
DATE 4-17-75	DATE 4-17-75	


ITEM NO.	DWG NO. / PART NO.	DESCRIPTION
1.	MP-DV11-Ø	DV11 Customer Print Set #1
2.	ZJ192-RB	DV11 Diagnostic Kit
3.	EK-DV11-MM	DV11 Maintenance Manual

DV11-NA	QUANTITY / VARIATION											
1												
1												
1												

TITLE DV11 Shipping List	ASSY NO. <i>H</i>	SIZE CODE A PL	NUMBER DV11-Ø-5	REV.	ECO NO.
SHEET 1 OF 1	DIST.				

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. © 1975

DIGITAL EQUIPMENT CORPORATION

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII				
PARTS LIST				
DRN. <i>Robert Koppental</i>	DATE 4-9-75	 digital EQUIPMENT CORPORATION <small>MAYNARD, MASSACHUSETTS</small>		
CHK'D. <i>Sid Roberts</i>	DATE 4-17-75			
ENG. <i>John E. McHammer</i>	DATE 4-17-75			
PROJ. ENG. <i>John E. McHammer</i>	DATE 4-17-75			
PROD. <i>R. Wall</i>	DATE 4-17-75			
NEXT HIGHER ASSEMBLY B-DD-DVII-Ø		TITLE WIRE LIST		
SCALE ---		SIZE CODE K WL	NUMBER DVII-Ø-7	REV.
SHEET 1	OF 1	DIST.		

REVISIONS	REV.	
	CHANGE NO.	
CHK		

DV11.P2
RUN NAME

HND288.V23(23) 05/24/74
A/P PIN- ORDER BAY -
NAME PIN ORDER

Q DRAW RV PG Y X Z REMARKS

21-MAR-75 11153 PAGE 1
LENJTH EXCEPTIONS RUN
NUMBER

DV11.P2 RUN NAME	HND288.V23(23) 05/24/74 A/P PIN- ORDER BAY - NAME PIN ORDER	Q DRAW RV PG Y X Z	REMARKS	21-MAR-75 LENJTH	11153 EXCEPTIONS	PAGE 1 RUN NUMBER
01 L	B03J1	1-01	M7837	1		1
01 L	E04R1	1-02	M7838			1
01 L		1		11-0/8		1
02 L	F03J2	1-01	M7837	1		2
02 L	F04D2	1-02	M7838			2
02 L		1		3-0/8		2
1200 BAUD	F04K2	1-01	M7838	1		3
1200 BAUD	F05D1	1-02	M7839	2		3
1200 BAUD	F06D1	1-03	M7839	1		3
1200 BAUD	F07D1	1-04	M7839	2		3
1200 BAUD	F08D1	1-05	M7839			3
1200 BAUD		1		11-4/8		3
19200 BAUD	F04R1		M7838		1-PIN RUN	4
230.4 KB H	B08M1	1-01	M7839	1		5
230.4 KB H	B07M1	1-02	M7839	2		5
230.4 KB H	B06M1	1-03	M7839	1		5
230.4 KB H	B05M1	1-04	M7839	2		5
230.4 KB H	B03M1	1-05	M7837	1		5
230.4 KB H	F04L2	1-06	M7838			5
230.4 KB F		1		24-4/8		5
2400 BAUD	F04T2	1-01	M7838	1		6
2400 BAUD	F05D2	1-02	M7839	2		6
2400 BAUD	F06D2	1-03	M7839	1		6
2400 BAUD	F07D2	1-04	M7839	2		6
2400 BAUD	F08D2	1-05	M7839			6
2400 BAUD		1		11-2/8		6
4800 BAUD	F04L1	1-01	M7838	1		7
4800 BAUD	F05E2	1-02	M7839	2		7
4800 BAUD	F06E2	1-03	M7839	1		7
4800 BAUD	F07E2	1-04	M7839	2		7
4800 BAUD	F08E2	1-05	M7839			7
4800 BAUD		1		11-4/8		7
600 BAUD	F04H2		M7838		1-PIN RUN	8

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				21-MAR-75		11153		PAGE 4				
A/P	PIN NAME	ORDER PIN	BAY - ORDER	G	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
●	BIT WINDOW L	A03V1	1-01				M7837			1				31
●	BIT WINDOW L	F05F1	1-02				M7839			2				31
●	BIT WINDOW L	F06F1	1-03				M7839			1				31
●	BIT WINDOW L	F07F1	1-04				M7839			2				31
●	BIT WINDOW L	F08F1	1-05				M7839			1				31
			1									22-6/8		31
●	BRANCH A L	E04H2	1-01				M7838			1				32
●	BRANCH A L	F03D1	1-02				M7837			1				32
			1									5-0/8		32
●	BRANCH B L	D04B1	1-01				M7838			1				33
●	BRANCH B L	F03P2	1-02				M7837			1				33
			1									9-2/8		33
●	BUF DATA 00 H	A02K2	1-01				M7836			2				34
●	BUF DATA 00 H	B04M2	1-02				M7838			1				34
●	BUF DATA 00 H	E03F2	1-03				M7837			1				34
			1									15-4/8		34
●	BUF DATA 01 H	A02H2	1-01				M7836			2				35
●	BUF DATA 01 H	B04R2	1-02				M7838			1				35
●	BUF DATA 01 H	E03H2	1-03				M7837			1				35
			1									16-0/8		35
●	BUF DATA 02 H	A02E2	1-01				M7836			1				36
●	BUF DATA 02 H	B03H1	1-02				M7837			2				36
●	BUF DATA 02 H	B04U2	1-03				M7838			1				36
			1									9-4/8		36
●	BUF DATA 03 H	A02H1	1-01				M7836			1				37
●	BUF DATA 03 H	B03E1	1-02				M7837			2				37
●	BUF DATA 03 H	B04N2	1-03				M7838			1				37
			1									8-4/8		37
●	BUF DATA 04 H	A04K2	1-01				M7838			1				38
●	BUF DATA 04 H	C02S2	1-02				M7836			2				38
●	BUF DATA 04 H	E03D1	1-03				M7837			1				38
			1									15-2/8		38
●	BUF DATA 05 H	A04J2	1-01				M7838			1				39
●	BUF DATA 05 H	B03V2	1-02				M7837			2				39
●	BUF DATA 05 H	C02P2	1-03				M7836			1				39
			1									11-0/8		39

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				21-MAR-75		11153		PAGE 4				
A/P	PIN NAME	ORDER PIN	BAY - ORDER	G	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
●	BUF DATA 06 H	A04P2	1-01				M7838			1				40
●	BUF DATA 06 H	B03T2	1-02				M7837			2				40
●	BUF DATA 06 H	C02L2	1-03				M7836			1				40
			1									10-0/8		40
●	BUF DATA 07 H	B04L2	1-01				M7838			2				41
●	BUF DATA 07 H	B03S2	1-02				M7837			1				41
●	BUF DATA 07 H	C02J2	1-03				M7836			1				41
			1									7-4/8		41
●	BUF DATA 08 H	A02J2	1-01				M7836			2				42
●	BUF DATA 08 H	B03S1	1-02				M7837			1				42
●	BUF DATA 08 H	F04P2	1-03				M7838			1				42
			1									19-0/8		42
●	BUF DATA 09 H	A02F1	1-01				M7836			1				43
●	BUF DATA 09 H	C03F1	1-02				M7837			2				43
●	BUF DATA 09 H	C04S2	1-03				M7838			1				43
			1									11-4/8		43
●	BUF DATA 10 H	A02F2	1-01				M7836			2				44
●	BUF DATA 10 H	C03D1	1-02				M7837			1				44
●	BUF DATA 10 H	E04V1	1-03				M7838			1				44
			1									17-0/8		44
●	BUF DATA 11 H	A02E1	1-01				M7836			2				45
●	BUF DATA 11 H	B03H1	1-02				M7837			1				45
●	BUF DATA 11 H	F04S2	1-03				M7838			1				45
			1									19-6/8		45
●	BUF DATA 12 H	C03B2	1-01				M7837			2				46
●	BUF DATA 12 H	C02R2	1-02				M7836			1				46
●	BUF DATA 12 H	E04N1	1-03				M7838			1				46
			1									11-6/8		46
●	BUF DATA 13 H	C02N2	1-01				M7836			2				47
●	BUF DATA 13 H	C03E1	1-02				M7837			1				47
●	BUF DATA 13 H	C04F2	1-03				M7838			1				47
			1									6-4/8		47
●	BUF DATA 14 H	C02K2	1-01				M7836			2				48
●	BUF DATA 14 H	C04K1	1-02				M7838			1				48
●	BUF DATA 14 H	C03F2	1-03				M7837			1				48
			1									5-6/8		48

DV11,P2		HND288.V23(23) 05/24/74				21-MAR-75		11153		PAGE 6					
RUN NAME	A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
BUF DATA 15 H		B03F2		1-01											49
BUF DATA 15 H		C04L1		1-02											49
BUF DATA 15 H		C02M2		1-03											49
BUF DATA 15 H				1									7-6/8		49
BUF ROM DATA 04 H		D02C1												1-PIN RUN	50
BUF ROM DATA 05 H		E02M1												1-PIN RUN	51
BUS A00 L		B0942		1-01											52
BUS A00 L		B0242		1-02											52
BUS A00 L		B01H2		1-03											52
BUS A00 L		E01H2		1-04									18-4/8		52
BUS A00 L				1											53
BUS A01 L		B0941		1-01											53
BUS A01 L		B0241		1-02											53
BUS A01 L		B01H1		1-03											53
BUS A01 L		E01H1		1-04									18-4/8		53
BUS A01 L				1											54
BUS A02 L		B09J2		1-01											54
BUS A02 L		B02J2		1-02											54
BUS A02 L		B01J2		1-03											54
BUS A02 L		E01F1		1-04									18-4/8		54
BUS A02 L				1											55
BUS A03 L		B09J1		1-01											55
BUS A03 L		B02J1		1-02											55
BUS A03 L		B01J1		1-03											55
BUS A03 L		E01V2		1-04									20-0/8		55
BUS A03 L				1											56
BUS A04 L		B09K2		1-01											56
BUS A04 L		B02K2		1-02											56
BUS A04 L		B01K2		1-03											56
BUS A04 L		E01U2		1-04									19-4/8		56
BUS A04 L				1											57
BUS A05 L		B09K1		1-01											57
BUS A05 L		B02K1		1-02											57
BUS A05 L		B01K1		1-03											57
BUS A05 L		E01V1		1-04									19-6/8		57
BUS A05 L				1											57

DV11,P2		HND288.V23(23) 05/24/74				21-MAR-75		11153		PAGE 7					
RUN NAME	A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
BUS A06 L		B09L2		1-01											58
BUS A06 L		B02L2		1-02											58
BUS A06 L		B01L2		1-03											58
BUS A06 L		E01U1		1-04											58
BUS A06 L				1									19-6/8		58
BUS A07 L		B09L1		1-01											59
BUS A07 L		B02L1		1-02											59
BUS A07 L		B01L1		1-03											59
BUS A07 L		E01P2		1-04											59
BUS A07 L				1									19-0/8		59
BUS A08 L		B09M2		1-01											60
BUS A08 L		B02M2		1-02											60
BUS A08 L		B01M2		1-03											60
BUS A08 L		E01N2		1-04											60
BUS A08 L				1									18-6/8		60
BUS A09 L		B09M1		1-01											61
BUS A09 L		B02M1		1-02											61
BUS A09 L		B01M1		1-03											61
BUS A09 L		E01P1		1-04											61
BUS A09 L				1									19-0/8		61
BUS A10 L		B09N2		1-01											62
BUS A10 L		B02N2		1-02											62
BUS A10 L		B01N2		1-03											62
BUS A10 L		E01P1		1-04											62
BUS A10 L				1									19-0/8		62
BUS A11 L		B09N1		1-01											63
BUS A11 L		B02N1		1-02											63
BUS A11 L		B01N1		1-03											63
BUS A11 L		E01L1		1-04											63
BUS A11 L				1									18-2/8		63
BUS A12 L		B09P2		1-01											64
BUS A12 L		B02P2		1-02											64
BUS A12 L		B01P2		1-03											64
BUS A12 L		E01C1		1-04											64
BUS A12 L				1									17-4/8		64
BUS A13 L		B09P1		1-01											65
BUS A13 L		B02P1		1-02											65
BUS A13 L		B01P1		1-03											65
BUS A13 L		E01K2		1-04											65
BUS A13 L				1									18-2/8		65

DV11,P2 RUN NAME		HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 8 RUN NUMBER
A/P	PIN NAME	ORDER PIN	PAY - ORDER													
	BUS A14 L	B09R2	1-01					UNIB			1					66
	BUS A14 L	B02R2	1-02					M7836			2					66
	BUS A14 L	B01R2	1-03					UNIB			1					66
	BUS A14 L	E01K1	1-04					DM11								66
	BUS A14 L		1										10-2/8			66
	BUS A15 L	B09R1	1-01					UNIB			1					67
	BUS A15 L	B02R1	1-02					M7836			2					67
	BUS A15 L	B01R1	1-03					UNIB			1					67
	BUS A15 L	E01D2	1-04					DM11								67
	BUS A15 L		1										17-4/8			67
	BUS A16 L	B09S2	1-01					UNIB			1					68
	BUS A16 L	B02S2	1-02					M7836			2					68
	BUS A16 L	B01S2	1-03					UNIB			1					68
	BUS A16 L	F01F2	1-04					DM11								68
	BUS A16 L		1										17-2/8			68
	BUS A17 L	B09S1	1-01					UNIB			1					69
	BUS A17 L	B02S1	1-02					M7836			2					69
	BUS A17 L	E01B1	1-03					UNIB			1					69
	BUS A17 L	E01D1	1-04					DM11								69
	BUS A17 L		1										17-2/8			69
	BUS ACLO L	B01F1	1-01					UNIB			1					70
	BUS ACLO L	B09F1	1-02					UNIB								70
	BUS ACLO L		1										6-2/8			70
	BUS B BG IN H	B01E2	1-01					UNIB			1					71
	BUS B BG IN H	F01E1	1-02					DM11			2					71
	BUS B BG IN H	E09L2	1-03					DM11								71
	BUS B BG IN H		1										20-6/8			71
	BUS B BG OUT H	B09E2	1-01					UNIB			1					72
	BUS B BG OUT H	E09K2	1-02					DM11			2					72
	BUS B BG OUT H	F01A1	1-03					DM11								72
	BUS B BG OUT H		1										17-6/8			72
	BUS BRSY L	A09P2	1-01					UNIB			1					73
	BUS BRSY L	A03P2	1-02					M7837			2					73
	BUS BRSY L	A01P2	1-03					UNIB			1					73
	BUS BRSY L	F01D1	1-04					DM11								73
	BUS BRSY L		1										23-0/8			73
	BUS BG5 IN H	B01B1	1-01					UNIB			1					74
	BUS BG5 IN H	B03B1	1-02					M7837								74
	BUS BG5 IN H		1										3-2/8			74

DV11,P2 RUN NAME		HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 9 RUN NUMBER
A/P	PIN NAME	ORDER PIN	PAY - ORDER													
	BUS BG5 OUT H	B03E2	1-01					M7837			1					75
	BUS BG5 OUT H	B09B1	1-02					UNIB								75
	BUS BG5 OUT H		1										5-4/8			75
	BUS BG6 IN H	B01A1	1-01					UNIB			1					76
	BUS BG6 IN H	B03A1	1-02					M7837								76
	BUS BG6 IN H		1										3-2/8			76
	BUS BG6 OUT H	B03B2	1-01					M7837			1					77
	BUS BG6 OUT H	B09A1	1-02					UNIB								77
	BUS BG6 OUT H		1										5-0/8			77
	BUS BG7 H	A01V1	1-01					UNIB			1					78
	BUS BG7 H	A09V1	1-02					UNIB								78
	BUS BG7 H		1										6-2/8			78
	BUS BR4 L	B09D2	1-01					UNIB			2					79
	BUS BR4 L	E01D2	1-02					UNIB			1					79
	BUS BR4 L	F01P1	1-03					DM11								79
	BUS BR4 L		1										20-4/8			79
	BUS BR5 L	B01C1	1-01					UNIB			2					80
	BUS BR5 L	B03C1	1-02					M7837			1					80
	BUS BR5 L	B09C1	1-03					UNIB								80
	BUS BR5 L		1										8-4/8			80
	BUS BR6 L	A01U2	1-01					UNIB			2					81
	BUS BR6 L	A03U2	1-02					M7837			1					81
	BUS BR6 L	A09U2	1-03					UNIB								81
	BUS BR6 L		1										8-4/8			81
	BUS BR7 L	A01T2	1-01					UNIB			1					82
	BUS BR7 L	A09T2	1-02					UNIB								82
	BUS BR7 L		1										6-2/8			82
	BUS C0 L	E09U2	1-01					UNIB			1					83
	BUS C0 L	B02U2	1-02					M7836			2					83
	BUS C0 L	E01U2	1-03					UNIB			1					83
	BUS C0 L	E01J2	1-04					DM11								83
	BUS C0 L		1										17-4/8			83
	BUS C1 L	B09T2	1-01					UNIB			1					84
	BUS C1 L	B02T2	1-02					M7836			2					84
	BUS C1 L	B01T2	1-03					UNIB			1					84
	BUS C1 L	E01F2	1-04					DM11								84
	BUS C1 L		1										17-2/8			84

● DV11.F2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 10
	A/P	PIN	ORDER	RAY -									LENGTH	EXCEPTIONS	RUN
		NAME	PIN	ORDER											NUMBER
● BUS D00 L		A01C1		1-01							UNIB	1			85
● BUS D00 L		A03C1		1-02							M7837	2			85
● BUS D00 L		A09C1		1-03							UNIB	1			85
● BUS D00 L		E09E1		1-04							DM11	2			85
● BUS D00 L				1									21-4/8		85
● BUS D01 L		A01D2		1-01							UNIB	1			86
● BUS D01 L		A03D2		1-02							M7837	2			86
● BUS D01 L		A09D2		1-03							UNIB	1			86
● BUS D01 L		E09K1		1-04							DM11	2			86
● BUS D01 L				1									22-2/8		86
● BUS D02 L		A01D1		1-01							UNIB	1			87
● BUS D02 L		A03D1		1-02							M7837	2			87
● BUS D02 L		A09D1		1-03							UNIB	1			87
● BUS D02 L		E09B2		1-04							DM11	2			87
● BUS D02 L		F01E2		1-05							DM11	2			87
● BUS D02 L				1									29-0/8		87
● BUS D03 L		A01E2		1-01							UNIB	1			88
● BUS D03 L		A03E2		1-02							M7837	2			88
● BUS D03 L		A09E2		1-03							UNIB	1			88
● BUS D03 L		E09J1		1-04							DM11	2			88
● BUS D03 L		F01L1		1-05							DM11	2			88
● BUS D03 L				1									29-2/8		88
● BUS D04 L		A01E1		1-01							UNIB	1			89
● BUS D04 L		A03E1		1-02							M7837	2			89
● BUS D04 L		A09E1		1-03							UNIB	1			89
● BUS D04 L		F09B1		1-04							DM11	2			89
● BUS D04 L		F01N2		1-05							DM11	2			89
● BUS D04 L				1									30-4/8		89
● BUS D05 L		A01F2		1-01							UNIB	1			90
● BUS D05 L		A03F2		1-02							M7837	2			90
● BUS D05 L		A09F2		1-03							UNIB	1			90
● BUS D05 L		E09V1		1-04							DM11	2			90
● BUS D05 L		F01F1		1-05							DM11	2			90
● BUS D05 L				1									30-0/8		90
● BUS D06 L		A01F1		1-01							UNIB	1			91
● BUS D06 L		A03F1		1-02							M7837	2			91
● BUS D06 L		A09F1		1-03							UNIB	1			91
● BUS D06 L		F09A1		1-04							DM11	2			91
● BUS D06 L		F01F2		1-05							DM11	2			91
● BUS D06 L				1									29-6/8		91

● DV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 11
	A/P	PIN	ORDER	RAY -									LENGTH	EXCEPTIONS	RUN
		NAME	PIN	ORDER											NUMBER
● BUS D07 L		A01H2		1-01							UNIB	1			92
● BUS D07 L		A03H2		1-02							M7837	2			92
● BUS D07 L		A09H2		1-03							UNIB	1			92
● BUS D07 L		E09R1		1-04							DM11	2			92
● BUS D07 L		F01H1		1-05							DM11	2			92
● BUS D07 L				1									29-4/8		92
● BUS D08 L		A01H1		1-01							UNIB	1			93
● BUS D08 L		A03H1		1-02							M7837	2			93
● BUS D08 L		A09H1		1-03							UNIB	1			93
● BUS D08 L		F09E1		1-04							DM11	2			93
● BUS D08 L		F01K1		1-05							DM11	2			93
● BUS D08 L				1									30-2/8		93
● BUS D09 L		A01J2		1-01							UNIB	1			94
● BUS D09 L		A03J2		1-02							M7837	2			94
● BUS D09 L		A09J2		1-03							UNIB	1			94
● BUS D09 L		E09V2		1-04							DM11	2			94
● BUS D09 L				1									22-4/8		94
● BUS D10 L		A01J1		1-01							UNIB	1			95
● BUS D10 L		A03J1		1-02							M7837	2			95
● BUS D10 L		A09J1		1-03							UNIB	1			95
● BUS D10 L		F09F1		1-04							DM11	2			95
● BUS D10 L				1									23-6/8		95
● BUS D11 L		A01K2		1-01							UNIB	1			96
● BUS D11 L		A03K2		1-02							M7837	2			96
● BUS D11 L		A09K2		1-03							UNIB	1			96
● BUS D11 L		F09C1		1-04							DM11	2			96
● BUS D11 L				1									23-4/8		96
● BUS D12 L		A01K1		1-01							UNIB	1			97
● BUS D12 L		A03K1		1-02							M7837	2			97
● BUS D12 L		A09K1		1-03							UNIB	1			97
● BUS D12 L		F09E2		1-04							DM11	2			97
● BUS D12 L				1									25-0/8		97
● BUS D13 L		A01L2		1-01							UNIB	1			98
● BUS D13 L		A03L2		1-02							M7837	2			98
● BUS D13 L		A09L2		1-03							UNIB	1			98
● BUS D13 L		F09T2		1-04							DM11	2			98
● BUS D13 L				1									24-6/8		98

● DV11,P2 RUN NAME		HND288,V23(23) 05/24/74				0	DWA	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11:53 EXCEPTIONS	PAGE 12 RUN NUMBER
A/P	PIN NAME	ORDER PIN	RAY - ORDER													
●	BUS D14 L	A01L1	1-01						UNIB		1				99	
●	BUS D14 L	A03L1	1-02						M7837		2				99	
●	BUS D14 L	A09L1	1-03						UNIB		1				99	
●	BUS D14 L	F09S2	1-04						DM11						99	
●	BUS D14 L		1										24-6/8		99	
●	BUS D15 L	A01M2	1-01						UNIB		1				100	
●	BUS D15 L	A03M2	1-02						M7837		2				100	
●	BUS D15 L	A09M2	1-03						UNIB		1				100	
●	BUS D15 L	F09P2	1-04						DM11						100	
●	BUS D15 L		1										24-2/8		100	
●	BUS DCLO L	B01F2	1-01						UNIB		1				101	
●	BUS DCLO L	B09F2	1-02						UNIB						101	
●	BUS DCLO L		1										6-2/8		101	
●	BUS INIT L	A01A1	1-01 *						UNIB		2				102	
●	BUS INIT L	A04A1	1-02 *						M7838		1				102	
●	BUS INIT L	A09A1	1-03 *						UNIB		2				102	
●	BUS INIT L	A07S1	1-04 *						M7839		1				102	
●	BUS INIT L	E07V1	1-05 *						M7839		2				102	
●	BUS INIT L	F09D1	1-06 *						DM11						102	
●	BUS INIT L		1										30-0/8		102	
●	BUS INTR L	A09B1	1-01						UNIB		1				103	
●	BUS INTR L	A03B1	1-02						M7837		2				103	
●	BUS INTR L	A01B1	1-03						UNIB		1				103	
●	BUS INTR L	F01M1	1-04						DM11						103	
●	BUS INTR L		1										25-2/8		103	
●	BUS MSYN L	B09V1	1-01						UNIB		1				104	
●	BUS MSYN L	B04V1	1-02						M7838		2				104	
●	BUS MSYN L	B01V1	1-03						UNIB		1				104	
●	BUS MSYN L	E01E1	1-04						DM11						104	
●	BUS MSYN L		1										17-0/8		104	
●	BUS NPG IN H	A01U1	1-01						UNIB		1				105	
●	BUS NPG IN H	A03U1	1-02						M7837						105	
●	BUS NPG IN H		1										3-2/8		105	
●	BUS NPG OUT H	A09U1	1-01						UNIB		1				106	
●	BUS NPG OUT H	A03U1	1-02						M7837						106	
●	BUS NPG OUT H		1										3-6/8		106	

● DV11,P2 RUN NAME		HND288,V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11:53 EXCEPTIONS	PAGE 12 RUN NUMBER
A/P	PIN NAME	ORDER PIN	RAY - ORDER													
●	BUS NPR L	A09S2	1-01						UNIB		1				107	
●	BUS NPR L	A03S2	1-02						M7837		2				107	
●	BUS NPR L	A01S2	1-03						UNIB		1				107	
●	BUS NPR L	F01J1	1-04						DM11						107	
●	BUS NPR L		1										23-2/8		107	
●	BUS PA L	A01M1	1-01						UNIB		2				108	
●	BUS PA L	A02M1	1-02						M7836		1				108	
●	BUS PA L	A09M1	1-03						UNIB						108	
●	BUS PA L		1										8-4/8		108	
●	BUS PB L	A01N2	1-01						UNIB		2				109	
●	BUS PB L	A02N2	1-02						M7836		1				109	
●	BUS PB L	A09N2	1-03						UNIB						109	
●	BUS PB L		1										8-4/8		109	
●	BUS SACK L	A09R2	1-01						UNIB		1				110	
●	BUS SACK L	A03R2	1-02						M7837		2				110	
●	BUS SACK L	A01R2	1-03						UNIB		1				110	
●	BUS SACK L	F01T2	1-04						DM11						110	
●	BUS SACK L		1										24-2/8		110	
●	BUS SSYN L	B09U1	1-01						UNIB		2				111	
●	BUS SSYN L	B04U1	1-02						M7838		1				111	
●	BUS SSYN L	B03U1	1-03						M7837		2				111	
●	BUS SSYN L	B01U1	1-04						UNIB		1				111	
●	BUS SSYN L	E01J1	1-05						DM11		2				111	
●	BUS SSYN L	F01C1	1-06						DM11						111	
●	BUS SSYN L		1										24-2/8		111	
●	C0 H	A02J1	1-01						M7836		1				112	
●	C0 H	A03T2	1-02						M7837						112	
●	C0 H		1										3-6/8		112	
●	C1 H	A02D1	1-01						M7836		1				113	
●	C1 H	B03M1	1-02						M7837						113	
●	C1 H		1										6-2/8		113	
●	CARD FLAG SEL 00-03 L	D05M2							M7839					1-PIN RUN	114	
●	CARD FLAG SEL 04-07 L	D06M2							M7839					1-PIN RUN	115	
●	CARD FLAG SEL 08-11 L	D07M2							M7839					1-PIN RUN	116	
●	CARD FLAG SEL 12-15 L	D08M2							M7839					1-PIN RUN	117	

UV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 14 RUN NUMBER
	A/P	PIN NAME	ORDER PIN	BAY - ORDER											
CARD PAR SEL 00-03 L		D05U2						M7839						1-PIN RUN	118
CARD PAR SEL 04-07 L		D06U2						M7839						1-PIN RUN	119
CARD PAR SEL 08-11 L		D07U2						M7839						1-PIN RUN	120
CARD PAR SEL 12-15 L		D08U2						M7839						1-PIN RUN	121
CLEAR ALU 01 L		F02T2						M7836						1-PIN RUN	122
CLEAR ALU 02 L		F02P1						M7836						1-PIN RUN	123
CLEAR CYCLE L		D01P2		1-01				DM11			2				124
CLEAR CYCLE L		D09P2		1-02				DM11			1				124
CLEAR CYCLE L		F09R1		1-03				DM11					14-0/8		124
CLEAR CYCLE L				1											124
CLEAR MUX L		D01J1		1-01				DM11			2				125
CLEAR MUX L		D09J1		1-02				DM11			1				125
CLEAR MUX L		F09M2		1-03				DM11					14-2/8		125
CLEAR MUX L				1											125
CLEAR T MARK L		C04A1		1-01				M7838			1				126
CLEAR T MARK L		F05K2		1-02				M7839			2				126
CLEAR T MARK L		F06K2		1-03				M7839			1				126
CLEAR T MARK L		F07K2		1-04				M7839			2				126
CLEAR T MARK L		F08K2		1-05				M7839					20-0/8		126
CLEAR T MARK L				1											126
CLR ALU RESULT HI BYT L		F02S2						M7836						1-PIN RUN	127
CLR FLAG 00 L		B05V2						M7839						1-PIN RUN	128
CLR FLAG 01 L		B05F1						M7839						1-PIN RUN	129
CLR FLAG 02 L		B05U2						M7839						1-PIN RUN	130
CLR FLAG 03 L		B05V1						M7839						1-PIN RUN	131
CLR FLAG 04 L		B06V2						M7839						1-PIN RUN	132
CLR FLAG 05 L		B06F1						M7839						1-PIN RUN	133
CLR FLAG 06 L		B06U2						M7839						1-PIN RUN	134
CLR FLAG 07 L		B06V1						M7839						1-PIN RUN	135

UV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 15 RUN NUMBER
	A/P	PIN NAME	ORDER PIN	BAY - ORDER											
CLR FLAG 08 L		B07V2						M7839						1-PIN RUN	136
CLR FLAG 09 L		B07F1						M7839						1-PIN RUN	137
CLR FLAG 10 L		B07U2						M7839						1-PIN RUN	138
CLR FLAG 11 L		B07V1						M7839						1-PIN RUN	139
CLR FLAG 12 L		B08V2						M7839						1-PIN RUN	140
CLR FLAG 13 L		B08F1						M7839						1-PIN RUN	141
CLR FLAG 14 L		B08U2						M7839						1-PIN RUN	142
CLR FLAG 15 L		B08V1						M7839						1-PIN RUN	143
CONTROL STROBE H		C08S2		1-01				M7839			2				144
CONTROL STROBE H		C07S2		1-02				M7839			1				144
CONTROL STROBE H		C06S2		1-03				M7839			2				144
CONTROL STROBE H		C05S2		1-04				M7839			1				144
CONTROL STROBE H		D03H1		1-05				M7837					13-0/8		144
CONTROL STROBE H				1											144
D 00 H		D01N1		1-01				DM11			1				145
D 00 H		D09N1		1-02				DM11			2				145
D 00 H		E09F2		1-03				DM11					10-4/8		145
D 00 H				1											145
D 01 H		D01P1		1-01				DM11			1				146
D 01 H		D09P1		1-02				DM11			2				146
D 01 H		E09E2		1-03				DM11					10-2/8		146
D 01 H				1											146
D 02 H		D01H2		1-01				DM11			1				147
D 02 H		D09H2		1-02				DM11			2				147
D 02 H		E09H2		1-03				DM11					11-0/8		147
D 02 H				1											147
D 03 H		D01J2		1-01				DM11			1				148
D 03 H		D09J2		1-02				DM11			2				148
D 03 H		E09D2		1-03				DM11					10-4/8		148
D 03 H				1											148
DATA ENAB 00-03 H		F05K1						M7839						1-PIN RUN	149
DATA ENAB 04-07 H		F06K1						M7839						1-PIN RUN	150

● DV11,P2 RUN NAME	HND288,V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 16
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
● DATA ENAB 08-11 H		F07K1							M7839					1-PIN RUN	151
● DATA ENAB 12-15 H		F08K1							M7839					1-PIN RUN	152
● DATA NOT AVAILABLE L		C04T2		1-01					M7838		1				153
● DATA NOT AVAILABLE L		F05C1		1-02					M7839		2				153
● DATA NOT AVAILABLE L		F06C1		1-03					M7839		1				153
● DATA NOT AVAILABLE L		F07C1		1-04					M7839		2				153
● DATA NOT AVAILABLE L		F08C1		1-05					M7839						153
● DATA NOT AVAILABLE L				1									17-0/8		153
● DATA STROBE H		B03F1		1-01					M7837		1				154
● DATA STROBE H		C02T2		1-02					M7836						154
● DATA STROBE H				1									6-2/8		154
● DATA STROBE L		F02E1		1-01					M7836		1				155
● DATA STROBE L		F04C1		1-02					M7838						155
● DATA STROBE L				1									3-4/8		155
● DR 00 H		A05R2							M7839					1-PIN RUN	156
● DR 01 H		A05U2							M7839					1-PIN RUN	157
● DR 02 H		B05P1							M7839					1-PIN RUN	158
● DR 03 H		B05L2							M7839					1-PIN RUN	159
● DR 04 H		A06R2							M7839					1-PIN RUN	160
● DR 05 H		A06U2							M7839					1-PIN RUN	161
● DR 06 H		B06H1							M7839					1-PIN RUN	162
● DR 07 H		B06L2							M7839					1-PIN RUN	163
● DR 08 H		A07R2							M7839					1-PIN RUN	164
● DR 09 H		A07U2							M7839					1-PIN RUN	165
● DR 10 H		B07B1							M7839					1-PIN RUN	166
● DR 11 H		B07L2							M7839					1-PIN RUN	167
● DR 12 H		A08R2							M7839					1-PIN RUN	168
● DR 13 H		A08U2							M7839					1-PIN RUN	169

● DV11,P2 RUN NAME	HND288,V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 17
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
● DR 14 H		B08B1							M7839					1-PIN RUN	170
● DR 15 H		B08L2							M7839					1-PIN RUN	171
● EOC 00 H		F05J2							M7839					1-PIN RUN	172
● EOC 01 H		E05R2							M7839					1-PIN RUN	173
● EOC 02 H		E05K2							M7839					1-PIN RUN	174
● EOC 03 H		E05F2							M7839					1-PIN RUN	175
● EOC 04 H		F06J2							M7839					1-PIN RUN	176
● EOC 05 H		E06R2							M7839					1-PIN RUN	177
● EOC 06 H		E06K2							M7839					1-PIN RUN	178
● EOC 07 H		E06F2							M7839					1-PIN RUN	179
● EOC 08 H		F07J2							M7839					1-PIN RUN	180
● EOC 09 H		E07R2							M7839					1-PIN RUN	181
● EOC 10 H		E07K2							M7839					1-PIN RUN	182
● EOC 11 H		E07F2							M7839					1-PIN RUN	183
● EOC 12 H		F08J2							M7839					1-PIN RUN	184
● EOC 13 H		E08R2							M7839					1-PIN RUN	185
● EOC 14 H		E08K2							M7839					1-PIN RUN	186
● EOC 15 H		E08F2							M7839					1-PIN RUN	187
● EXT CLOCK		F09K2							DM11					1-PIN RUN	188
● GROUND 01		F01C2		1-01					DM11		1				189
● GROUND 01		F01J2		1-02					DM11						189
● GROUND 01				1									3-0/8		189
● GROUND 02		F01A1		1-01					DM11		1				190
● GROUND 02		E01C2		1-02					DM11						190
● GROUND 02				1									2-6/8		190

●	DV11.P2 RUN NAME	HND286.V23(23) 05/24/74				O	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 18
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	GROUND 09		F09B2		1-01							DM11				191
●	GROUND 09		F09C2		1-02							DM11				191
●	GROUND 09				1								2-4/8			191
●	GROUP 0-7 H		D09R2		1-01							DM11				192
●	GROUP 0-7 H		D09S2		1-02							DM11				192
●	GROUP 0-7 H		D09U1		1-03							DM11				192
●	GROUP 0-7 H		D09V1		1-04							DM11				192
●	GROUP 0-7 H		E09P1		1-05							DM11				192
●	GROUP 0-7 H				1								12-0/8			192
●	GROUP 8-15 H		D01R2		1-01							DM11				193
●	GROUP 8-15 H		D01S2		1-02							DM11				193
●	GROUP 8-15 H		D01U1		1-03							DM11				193
●	GROUP 8-15 H		D01V1		1-04							DM11				193
●	GROUP 8-15 H		E09F1		1-05							DM11				193
●	GROUP 8-15 H		F09V2		1-06							DM11				193
●	GROUP 8-15 H				1								21-2/8			193
●	IN HIGH		F01M1		1-01							DM11				194
●	IN HIGH		F09E2		1-02							DM11				194
●	IN HIGH				1								7-4/8			194
●	INH CLK L		F09H2									DM11		1-PIN RUN		195
●	INIT 01 L		E04B2		1-01							M7838				196
●	INIT 01 L		E02S2		1-02							M7836				196
●	INIT 01 L		E05V2		1-03							M7839				196
●	INIT 01 L		E06V2		1-04							M7839				196
●	INIT 01 L		E07V2		1-05							M7839				196
●	INIT 01 L		E08V2		1-06							M7839				196
●	INIT 01 L				1								17-0/8			196
●	INIT 02 L		A04V1		1-01							M7838				197
●	INIT 02 L		D03E2		1-02							M7837				197
●	INIT 02 L				1								9-0/8			197
●	INST DECODER ENAB A L		C03J2		1-01							M7837				198
●	INST DECODER ENAB A L		F04B1		1-02							M7838				198
●	INST DECODER ENAB A L				1								9-6/8			198
●	INT A H		F01D2		1-01							DM11				199
●	INT A H		F01H2		1-02							DM11				199
●	INT A H		F01K2		1-03							DM11				199
●	INT A H		F09N2		1-04							DM11				199
●	INT A H				1								12-0/8			199

●	DV11.P2 RUN NAME	HND288.V23(23) 05/24/74				O	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 19
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	INTR DONE B H		F01M2		1-01							DM11				200
●	INTR DONE B H		F01S1		1-02							DM11				200
●	INTR DONE B H				1								3-0/8			200
●	INTR MAINT 02-03 H		B05E2									M7839		1-PIN RUN		201
●	INTR MAINT 04-07 H		B06E2									M7839		1-PIN RUN		202
●	INTR MAINT 08-11 H		B07E2									M7839		1-PIN RUN		203
●	INTR MAINT 12-15 H		B08E2									M7839		1-PIN RUN		204
●	INTR RCV DATA 00-03 L		B05C1									M7839		1-PIN RUN		205
●	INTR RCV DATA 04-07 L		B06C1									M7839		1-PIN RUN		206
●	INTR RCV DATA 08-11 L		B07C1									M7839		1-PIN RUN		207
●	INTR RCV DATA 12-15 L		B08C1									M7839		1-PIN RUN		208
●	INTR TEST H		F09M1									DM11		1-PIN RUN		209
●	LCR 09 H		A06P2		1-01							M7839				210
●	LCR 09 H		A07P2		1-02							M7839				210
●	LCR 09 H		A06P2		1-03							M7839				210
●	LCR 09 H		A05P2		1-04							M7839				210
●	LCR 09 H		C03J1		1-05							M7837				210
●	LCR 09 H				1								15-6/8			210
●	LCR 10 H		C03D2		1-01							M7837				211
●	LCR 10 H		D05T2		1-02							M7839				211
●	LCR 10 H		D06T2		1-03							M7839				211
●	LCR 10 H		D07T2		1-04							M7839				211
●	LCR 10 H		D08T2		1-05							M7839				211
●	LCR 10 H				1								15-2/8			211
●	LCR 11 H		A05N2		1-01							M7839				212
●	LCR 11 H		A06N2		1-02							M7839				212
●	LCR 11 H		A07N2		1-03							M7839				212
●	LCR 11 H		A08N2		1-04							M7839				212
●	LCR 11 H		C03B1		1-05							M7837				212
●	LCR 11 H				1								15-6/8			212

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				21-MAR-75		11153	PAGE 20					
A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
●	LCR 12 H	AM6M2	1-01				M7839			2				213
●	LCR 12 H	AM7M2	1-02				M7839			1				213
●	LCR 12 H	AM6M2	1-03				M7839			2				213
●	LCR 12 H	AP5M2	1-04				M7839			1				213
●	LCR 12 H	BM3V1	1-05				M7837							213
			1									14-6/8		213
●	LCR 13 H	BM8A1	1-01				M7839			2				214
●	LCR 13 H	BM7A1	1-02				M7839			1				214
●	LCR 13 H	BM6A1	1-03				M7839			2				214
●	LCR 13 H	BM5A1	1-04				M7839			1				214
●	LCR 13 H	CM3E2	1-05				M7837							214
			1									14-0/8		214
●	LCR 14 H	AM8L2	1-01				M7839			2				215
●	LCR 14 H	AM7L2	1-02				M7839			1				215
●	LCR 14 H	AM6L2	1-03				M7839			2				215
●	LCR 14 H	AM5L2	1-04				M7839			1				215
●	LCR 14 H	CM3L2	1-05				M7837							215
			1									16-2/8		215
●	LD HOLD H	F09P1	1-01				DM11			1				216
●	LD HOLD H	F09V1	1-02				DM11							216
●	LD HOLD H		1									3-0/8		216
●	LINE CNT + H	D01L2	1-01				DM11			1				217
●	LINE CNT + H	D09L2	1-02				DM11			2				217
●	LINE CNT + H	E09L1	1-03				DM11			1				217
●	LINE CNT + H	F09U1	1-04				DM11							217
			1									17-2/8		217
●	LINE CNT LSH H	D01M2	1-01				DM11			1				218
●	LINE CNT LSH H	D09M2	1-02				DM11			2				218
●	LINE CNT LSH H	E09M1	1-03				DM11			1				218
●	LINE CNT LSH H	F09S1	1-04				DM11							218
			1									16-6/8		218
●	LINE CNT MSH H	D01K2	1-01				DM11			1				219
●	LINE CNT MSH H	D09K2	1-02				DM11			2				219
●	LINE CNT MSH H	E09N1	1-03				DM11			1				219
●	LINE CNT MSH H	F09U2	1-04				DM11							219
			1									17-2/8		219
●	LINE INCR H	F09N1					DM11						1-PIN RUN	220

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				21-MAR-75		11153	PAGE 21					
A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
●	LOAD LCR H	C03A1	1-01				M7837			1				221
●	LOAD LCR H	F04P1	1-02				M7838							221
●	LOAD LCR H		1									12-0/8		221
●	LOAD SFR L	D03P1	1-01				M7837			1				222
●	LOAD SFR L	D04H1	1-02				M7838							222
●	LOAD SFR L		1									2-6/8		222
●	LOAD SRS HIGH BYTE H	B03L1	1-01				M7837			1				223
●	LOAD SRS HIGH BYTE H	D04D2	1-02				M7838							223
●	LOAD SRS HIGH BYTE H		1									7-2/8		223
●	LOAD SRS LOW BYTE H	B03K1	1-01				M7837			1				224
●	LOAD SRS LOW BYTE H	C04B1	1-02				M7838							224
●	LOAD SRS LOW BYTE H		1									4-2/8		224
●	MAINT CLOCK PULSE H	B03D2	1-01				M7837			1				225
●	MAINT CLOCK PULSE H	E05T2	1-02				M7839			2				225
●	MAINT CLOCK PULSE H	E06T2	1-03				M7839			1				225
●	MAINT CLOCK PULSE H	E07T2	1-04				M7839			2				225
●	MAINT CLOCK PULSE H	E08T2	1-05				M7839							225
			1									20-2/8		225
●	MASTER B L	F01P2	1-01				DM11			2				226
●	MASTER B L	F01R2	1-02				DM11			1				226
●	MASTER B L	F01S2	1-03				DM11							226
●	MASTER B L		1									5-0/8		226
●	MASTER OR L	D02A1	1-01				M7836			1				227
●	MASTER OR L	F05L1	1-02				M7839			2				227
●	MASTER OR L	F06L1	1-03				M7839			1				227
●	MASTER OR L	F07L1	1-04				M7839			2				227
●	MASTER OR L	F08L1	1-05				M7839							227
			1									17-6/8		227
●	MASTER PE L	D02E1	1-01				M7836			1				228
●	MASTER PE L	F05M1	1-02				M7839			2				228
●	MASTER PE L	F06M1	1-03				M7839			1				228
●	MASTER PE L	F07M1	1-04				M7839			2				228
●	MASTER PE L	F08M1	1-05				M7839							228
			1									17-2/8		228

DV11.P2		HND288.V23(23) 05/24/74				21-MAR-75		11153	PAGE 22			
RUN NAME	A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW RV PG Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
MASTER SCAN 00 H		D03R1		1-01				M7837	1			229
MASTER SCAN 00 H		E08N1		1-02				M7839	2			229
MASTER SCAN 00 H		E07N1		1-03				M7839	1			229
MASTER SCAN 00 H		E06N1		1-04				M7839	2			229
MASTER SCAN 00 H		E05N1		1-05				M7839	1			229
MASTER SCAN 00 H		F02D2		1-06				M7836	2			229
MASTER SCAN 00 H		F04T2		1-07				M7838				229
MASTER SCAN 00 H				1						23-0/8		229
MASTER SCAN 01 H		D03P1		1-01				M7837	2			230
MASTER SCAN 01 H		D04L2		1-02				M7838	1			230
MASTER SCAN 01 H		E05M1		1-03				M7839	2			230
MASTER SCAN 01 H		E06M1		1-04				M7839	1			230
MASTER SCAN 01 H		E08M1		1-05				M7839	2			230
MASTER SCAN 01 H		E07M1		1-06				M7839	1			230
MASTER SCAN 01 H		F02F2		1-07				M7836				230
MASTER SCAN 01 H				1						22-6/8		230
MASTER SCAN 02 H		D02E2		1-01				M7836	1			231
MASTER SCAN 02 H		D04M2		1-02				M7838	2			231
MASTER SCAN 02 H		D03N1		1-03				M7837	1			231
MASTER SCAN 02 H		E08N2		1-04				M7839	2			231
MASTER SCAN 02 H		E06N2		1-05				M7839				231
MASTER SCAN 02 H				1						16-2/8		231
MASTER SCAN 03 H		D04N1		1-01				M7838	2			232
MASTER SCAN 03 H		D03M1		1-02				M7837	1			232
MASTER SCAN 03 H		E08U2		1-03				M7839	2			232
MASTER SCAN 03 H		E07U2		1-04				M7839	1			232
MASTER SCAN 03 H		F02H1		1-05				M7836				232
MASTER SCAN 03 H				1						18-2/8		232
MASTER SCAN C H		D04P1		1-01				M7838	1			233
MASTER SCAN C H		E05N2		1-02				M7839	2			233
MASTER SCAN C H		E07N2		1-03				M7839				233
MASTER SCAN C H				1						8-2/8		233
MASTER SCAN D H		D04N2		1-01				M7838	1			234
MASTER SCAN D H		E05U2		1-02				M7839	2			234
MASTER SCAN D H		E06U2		1-03				M7839				234
MASTER SCAN D H				1						8-4/8		234

DV11.P2		HND288.V23(23) 05/24/74				21-MAR-75		11153	PAGE 23			
RUN NAME	A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW RV PG Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
MASTER SCAN I/R		C08R2		1-01				M7839	2			235
MASTER SCAN I/R		C07R2		1-02				M7839	1			235
MASTER SCAN I/R		C06R2		1-03				M7839	2			235
MASTER SCAN I/R		C05R2		1-04				M7839	1			235
MASTER SCAN I/R		F04U2		1-05				M7838				235
MASTER SCAN I/R				1						19-2/8		235
MATCH DETECT L		C04R1		1-01				M7838	1			236
MATCH DETECT L		F05E1		1-02				M7839	2			236
MATCH DETECT L		F06E1		1-03				M7839	1			236
MATCH DETECT L		F07E1		1-04				M7839	2			236
MATCH DETECT L		F08E1		1-05				M7839				236
MATCH DETECT L				1						17-6/8		236
MDET 00 H		A05V2						M7839			1-PIN RUN	237
MDET 01 H		B05H1						M7839			1-PIN RUN	238
MDET 02 H		B05J2						M7839			1-PIN RUN	239
MDET 03 H		B05P2						M7839			1-PIN RUN	240
MDET 04 H		A06V2						M7839			1-PIN RUN	241
MDET 05 H		B06H1						M7839			1-PIN RUN	242
MDET 06 H		B06J2						M7839			1-PIN RUN	243
MDET 07 H		B06P2						M7839			1-PIN RUN	244
MDET 08 H		A07V2						M7839			1-PIN RUN	245
MDET 09 H		B07H1						M7839			1-PIN RUN	246
MDET 10 H		B07J2						M7839			1-PIN RUN	247
MDET 11 H		B07P2						M7839			1-PIN RUN	248
MDET 12 H		A08V2						M7839			1-PIN RUN	249
MDET 13 H		B08H1						M7839			1-PIN RUN	250
MDET 14 H		B08J2						M7839			1-PIN RUN	251
MDET 15 H		B08P2						M7839			1-PIN RUN	252

●	DV11,P2 RUN NAME	HNO26R.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 24 RUN NUMBER
		A/P	PIN NAME	ORDER PIN	BAY - ORDER											
●	MEM PAR ERR H		CH4P1		1-01				M7838		1				253	
●	MEM PAR ERR H		FV2P2		1-02				M7836						253	
●	MEM PAR ERR H				1								10-6/8		253	
●	MUX 0-7 EN H		DM9N2		1-01				DM11		2				254	
●	MUX 0-7 EN H		DM9S1		1-02				DM11		1				254	
●	MUX 0-7 EN H		DM9V2		1-03				DM11						254	
●	MUX 0-7 EN H				1								6-0/8		254	
●	MUX 8-15 EN H		DM1N2		1-01				DM11		2				255	
●	MUX 8-15 EN H		DM1S1		1-02				DM11		1				255	
●	MUX 8-15 EN H		DM1V2		1-03				DM11						255	
●	MUX 8-15 EN H				1								6-0/8		255	
●	MUX CARRIER L		DM1B1		1-01				DM11		1				256	
●	MUX CARRIER L		DM9B1		1-02				DM11		2				256	
●	MUX CARRIER L		EM9A1		1-03				DM11						256	
●	MUX CARRIER L				1								11-0/8		256	
●	MUX CLOCK 00-03 H		EM5S2						M7839					1-PIN RUN	257	
●	MUX CLOCK 04-07 H		EM6S2						M7839					1-PIN RUN	258	
●	MUX CLOCK 08-11 H		EM7S2						M7839					1-PIN RUN	259	
●	MUX CLOCK 12-15 H		EM8S2						M7839					1-PIN RUN	260	
●	MUX CLR TO SEND L		DM1C1		1-01				DM11		1				261	
●	MUX CLR TO SEND L		DM9C1		1-02				DM11		2				261	
●	MUX CLR TO SEND L		EM9D1		1-03				DM11						261	
●	MUX CLR TO SEND L				1								11-2/8		261	
●	MUX DATA SET READY L		DM1A1		1-01				DM11		1				262	
●	MUX DATA SET READY L		DM9A1		1-02				DM11		2				262	
●	MUX DATA SET READY L		EM9B1		1-03				DM11						262	
●	MUX DATA SET READY L				1								11-2/8		262	
●	MUX DATA TERM READY L		DM1F1		1-01				DM11		1				263	
●	MUX DATA TERM READY L		DM9F1		1-02				DM11		2				263	
●	MUX DATA TERM READY L		EM9S2		1-03				DM11						263	
●	MUX DATA TERM READY L				1								12-2/8		263	
●	MUX LINE EN L		DM1K1		1-01				DM11		1				264	
●	MUX LINE EN L		DM9K1		1-02				DM11		2				264	
●	MUX LINE EN L		EM9P2		1-03				DM11						264	
●	MUX LINE EN L				1								11-6/8		264	

●	DV11,P2 RUN NAME	HNO26R.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 25 RUN NUMBER
		A/P	PIN NAME	ORDER PIN	BAY - ORDER											
●	MUX NEW SYNC L		DM1L1		1-01				DM11		1				265	
●	MUX NEW SYNC L		DM9L1		1-02				DM11		2				265	
●	MUX NEW SYNC L		EM9R2		1-03				DM11						265	
●	MUX NEW SYNC L				1								11-6/8		265	
●	MUX RING L		DM1F2		1-01				DM11		1				266	
●	MUX RING L		DM9F2		1-02				DM11		2				266	
●	MUX RING L		EM9C1		1-03				DM11						266	
●	MUX RING L				1								11-0/8		266	
●	MUX RQ TO SEND L		DM1H1		1-01				DM11		1				267	
●	MUX RQ TO SEND L		DM9H1		1-02				DM11		2				267	
●	MUX RQ TO SEND L		EM9N2		1-03				DM11						267	
●	MUX RQ TO SEND L				1								12-0/8		267	
●	NPR ADDR 00 H		EM2H2		1-01				M7836		1				268	
●	NPR ADDR 00 H		EM3C1		1-02				M7837						268	
●	NPR ADDR 00 H				1								3-0/8		268	
●	NPR ADDRESS REG CLK L		EM4J2		1-01				M7838		1				269	
●	NPR ADDRESS REG CLK L		EM2B1		1-02				M7836						269	
●	NPR ADDRESS REG CLK L				1								4-6/8		269	
●	NPR DATO 00 H		EM3V1		1-01				M7837		1				270	
●	NPR DATO 00 H		EM2K1		1-02				M7836						270	
●	NPR DATO 00 H				1								6-6/8		270	
●	NPR DATO 01 H		EM3P2		1-01				M7837		1				271	
●	NPR DATO 01 H		EM2D2		1-02				M7836						271	
●	NPR DATO 01 H				1								6-6/8		271	
●	NPR DATO 02 H		EM3H1		1-01				M7837		1				272	
●	NPR DATO 02 H		EM2F2		1-02				M7836						272	
●	NPR DATO 02 H				1								5-0/8		272	
●	NPR DATO 03 H		EM3R1		1-01				M7837		1				273	
●	NPR DATO 03 H		EM2F2		1-02				M7836						273	
●	NPR DATO 03 H				1								6-6/8		273	
●	NPR DATO 04 H		EM2F2		1-01				M7836		1				274	
●	NPR DATO 04 H		EM3T2		1-02				M7837						274	
●	NPR DATO 04 H				1								3-6/8		274	
●	NPR DATO 05 H		EM3M2		1-01				M7837		1				275	
●	NPR DATO 05 H		EM2H2		1-02				M7836						275	
●	NPR DATO 05 H				1								7-2/8		275	

●	DV11,P2 RUN NAME	HND28H.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 26
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	NPR DATO 06 H		RP2F1		1-01											276
●	NPR DATO 06 H		CM3M1		1-02											276
●	NPR DATO 06 H				1								5-6/8			276
●	NPR DATO 07 H		CM3U1		1-01											277
●	NPR DATO 07 H		FM2N2		1-02											277
●	NPR DATO 07 H				1								7-0/8			277
●	NPR DATO REG CLK L		AM2U1		1-01											278
●	NPR DATO REG CLK L		HM4E1		1-02											278
●	NPR DATO REG CLK L		DM3J2		1-03											278
●	NPR DATO REG CLK L				1								12-0/8			278
●	NPR OPERATION L		EM4T2		1-01											279
●	NPR OPERATION L		FM3K1		1-02											279
●	NPR OPERATION L				1								4-4/8			279
●	NPR SILO NOT AVAIL H		DM3K2		1-01											280
●	NPR SILO NOT AVAIL H		FM4J1		1-02											280
●	NPR SILO NOT AVAIL H				1								5-0/8			280
●	NPR STAT REP REG CLK L		HM3P1		1-01											281
●	NPR STAT REP REG CLK L		HM4R1		1-02											281
●	NPR STAT REP REG CLK L				1								4-0/8			281
●	NXM H		FM3K1		1-01											282
●	NXM H		FM4J2		1-02											282
●	NXM H				1								3-2/8			282
●	OUT LOW H		EM1N1		1-01											283
●	OUT LOW H		DM1U2		1-02											283
●	OUT LOW H		DM09U2		1-03											283
●	OUT LOW H		FM9J2		1-04											283
●	OUT LOW H				1								17-0/8			283
●	RAM OUTPUT 00 H		AM4H2		1-01											284
●	RAM OUTPUT 00 H		FM2D1		1-02											284
●	RAM OUTPUT 00 H				1								13-0/8			284
●	RAM OUTPUT 01 H		BM4A1		1-01											285
●	RAM OUTPUT 01 H		EM2J1		1-02											285
●	RAM OUTPUT 01 H				1								11-2/8			285
●	RAM OUTPUT 02 H		CM4V1		1-01											286
●	RAM OUTPUT 02 H		EM2U2		1-02											286
●	RAM OUTPUT 02 H				1								7-6/8			286

●	DV11,P2 RUN NAME	HND28R.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 27
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	RAM OUTPUT 03 H		CM4V2		1-01											287
●	RAM OUTPUT 03 H		EM2L1		1-02											287
●	RAM OUTPUT 03 H				1								7-2/8			287
●	RAM OUTPUT 03 L		BM4K2		1-01											288
●	RAM OUTPUT 03 L		DM2V2		1-02											288
●	RAM OUTPUT 03 L				1								9-0/8			288
●	RAM OUTPUT 04 H		CM2D2		1-01											289
●	RAM OUTPUT 04 H		CM4U1		1-02											289
●	RAM OUTPUT 04 H				1								4-2/8			289
●	RAM OUTPUT 05 H		DM4C1		1-01											290
●	RAM OUTPUT 05 H		EM2E1		1-02											290
●	RAM OUTPUT 05 H				1								5-4/8			290
●	RAM OUTPUT 06 H		FM2D1		1-01											291
●	RAM OUTPUT 06 H		DM4A1		1-02											291
●	RAM OUTPUT 06 H				1								7-4/8			291
●	RAM OUTPUT 07 H		AM4L2		1-01											292
●	RAM OUTPUT 07 H		EM2K2		1-02											292
●	RAM OUTPUT 07 H				1								13-2/8			292
●	RAM OUTPUT 08 H		AM4E2		1-01											293
●	RAM OUTPUT 08 H		EM2L2		1-02											293
●	RAM OUTPUT 08 H				1								13-6/8			293
●	RAM OUTPUT 09 H		AM4R2		1-01											294
●	RAM OUTPUT 09 H		EM2E2		1-02											294
●	RAM OUTPUT 09 H				1								12-2/8			294
●	RAM OUTPUT 10 H		AM4D2		1-01											295
●	RAM OUTPUT 10 H		EM2P2		1-02											295
●	RAM OUTPUT 10 H				1								14-4/8			295
●	RAM OUTPUT 11 H		AM4C1		1-01											296
●	RAM OUTPUT 11 H		FM2V1		1-02											296
●	RAM OUTPUT 11 H				1								17-6/8			296
●	RAM OUTPUT 12 H		AM2N1		1-01											297
●	RAM OUTPUT 12 H		EM4E1		1-02											297
●	RAM OUTPUT 12 H				1								12-2/8			297
●	RAM OUTPUT 13 H		AM2P1		1-01											298
●	RAM OUTPUT 13 H		DM4R1		1-02											298
●	RAM OUTPUT 13 H				1								11-0/8			298

●	DV11.P2 RUN NAME	HMD288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 28 RUN NUMBER
		A/P	PIN NAME	ORDER PIN	BAY - ORDER											
●	RAM OUTPUT 14 H		B02C1		1-01				M7836		1				299	
●	RAM OUTPUT 14 H		E04D2		1-02				M7838						299	
●	RAM OUTPUT 14 H				1								10-6/8		299	
●	RAM OUTPUT 15 H		A02R2		1-01				M7836		1				300	
●	RAM OUTPUT 15 H		E04H1		1-02				M7838						300	
●	RAM OUTPUT 15 H				1								11-6/8		300	
●	RAM OUTPUT 16 H		A02L2		1-01				M7836		1				301	
●	RAM OUTPUT 16 H		E04F2		1-02				M7838						301	
●	RAM OUTPUT 16 H				1								12-6/8		301	
●	RAM OUTPUT 17 H		A02T2		1-01				M7836		1				302	
●	RAM OUTPUT 17 H		E04F1		1-02				M7838						302	
●	RAM OUTPUT 17 H				1								12-0/8		302	
●	RAM OUTPUT DATA CLK H		D03L1		1-01				M7837		1				303	
●	RAM OUTPUT DATA CLK H		D04H2		1-02				M7838						303	
●	RAM OUTPUT DATA CLK H				1								3-2/8		303	
●	RAM UNIDATA 00 H		A04K1		1-01				M7838		1				304	
●	RAM UNIDATA 00 H		F03F1		1-02				M7837						304	
●	RAM UNIDATA 00 H				1								15-4/8		304	
●	RAM UNIDATA 01 H		A04H1		1-01				M7838		1				305	
●	RAM UNIDATA 01 H		F03U2		1-02				M7837						305	
●	RAM UNIDATA 01 H				1								16-4/8		305	
●	RAM UNIDATA 02 H		B04F1		1-01				M7838		1				306	
●	RAM UNIDATA 02 H		E03S1		1-02				M7837						306	
●	RAM UNIDATA 02 H				1								11-4/8		306	
●	RAM UNIDATA 03 H		B04J1		1-01				M7838		1				307	
●	RAM UNIDATA 03 H		E03U1		1-02				M7837						307	
●	RAM UNIDATA 03 H				1								11-4/8		307	
●	RAM UNIDATA 04 H		A04P1		1-01				M7838		1				308	
●	RAM UNIDATA 04 H		F03H1		1-02				M7837						308	
●	RAM UNIDATA 04 H				1								15-0/8		308	
●	RAM UNIDATA 05 H		A04L1		1-01				M7838		1				309	
●	RAM UNIDATA 05 H		F03U1		1-02				M7837						309	
●	RAM UNIDATA 05 H				1								16-6/8		309	
●	RAM UNIDATA 06 H		A04F1		1-01				M7838		1				310	
●	RAM UNIDATA 06 H		F03C1		1-02				M7837						310	
●	RAM UNIDATA 06 H				1								15-4/8		310	

●	DV11.P2 RUN NAME	HMD286.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75 LENGTH	11153 EXCEPTIONS	PAGE 29 RUN NUMBER
		A/P	PIN NAME	ORDER PIN	BAY - ORDER											
●	RAM UNIDATA 07 H		A04J1		1-01				M7838		1				311	
●	RAM UNIDATA 07 H		F03J1		1-02				M7837						311	
●	RAM UNIDATA 07 H				1								15-6/8		311	
●	RAM UNIDATA 08 H		A04H1		1-01				M7838		1				312	
●	RAM UNIDATA 08 H		E03P1		1-02				M7837						312	
●	RAM UNIDATA 08 H				1								13-6/8		312	
●	RAM UNIDATA 09 H		A04D1		1-01				M7838		1				313	
●	RAM UNIDATA 09 H		E03P2		1-02				M7837						313	
●	RAM UNIDATA 09 H				1								14-2/8		313	
●	RAM UNIDATA 10 H		A04B1		1-01				M7838		1				314	
●	RAM UNIDATA 10 H		F03S2		1-02				M7837						314	
●	RAM UNIDATA 10 H				1								17-4/8		314	
●	RAM UNIDATA 11 H		A04E1		1-01				M7838		1				315	
●	RAM UNIDATA 11 H		F03H2		1-02				M7837						315	
●	RAM UNIDATA 11 H				1								16-0/8		315	
●	RAM UNIDATA 12 H		F03V1		1-01				M7837		1				316	
●	RAM UNIDATA 12 H		F04J1		1-02				M7838						316	
●	RAM UNIDATA 12 H				1								3-6/8		316	
●	RAM UNIDATA 13 H		F03L1		1-01				M7837		1				317	
●	RAM UNIDATA 13 H		F04H1		1-02				M7838						317	
●	RAM UNIDATA 13 H				1								3-0/8		317	
●	RAM UNIDATA 14 H		E03V1		1-01				M7837		1				318	
●	RAM UNIDATA 14 H		F04F1		1-02				M7838						318	
●	RAM UNIDATA 14 H				1								3-6/8		318	
●	RAM UNIDATA 15 H		E03H2		1-01				M7837		1				319	
●	RAM UNIDATA 15 H		F04H1		1-02				M7838						319	
●	RAM UNIDATA 15 H				1								4-6/8		319	
●	RAM UNIDATA 16 H		F03B1		1-01				M7837		1				320	
●	RAM UNIDATA 16 H		F04H1		1-02				M7838						320	
●	RAM UNIDATA 16 H				1								3-6/8		320	
●	RAM UNIDATA 17 H		F03H2		1-01				M7837		1				321	
●	RAM UNIDATA 17 H		F04U1		1-02				M7838						321	
●	RAM UNIDATA 17 H				1								2-6/8		321	
●	RCV IN 00 H		B05F2						M7839					1-PIN RUN	322	

HND288.V23(23) 05/24/74				21-MAR-75	11153	PAGE 30									
DV11.P2	A/P	PIN	ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN	
RUN NAME	NAME	PIN	BAY - ORDER											NUMBER	
● RCV IN 01 H		BV5D1												1-PIN RUN	323
● RCV IN 02 H		BV5K2												1-PIN RUN	324
● RCV IN 03 H		BV5K1												1-PIN RUN	325
● RCV IN 04 H		BV6F2												1-PIN RUN	326
● RCV IN 05 H		BV6D1												1-PIN RUN	327
● RCV IN 06 H		BV6K2												1-PIN RUN	328
● RCV IN 07 H		BV6K1												1-PIN RUN	329
● RCV IN 08 H		BV7F2												1-PIN RUN	330
● RCV IN 09 H		BV7D1												1-PIN RUN	331
● RCV IN 10 H		BV7K2												1-PIN RUN	332
● RCV IN 11 H		BV7K1												1-PIN RUN	333
● RCV IN 12 H		BV8F2												1-PIN RUN	334
● RCV IN 13 H		BV8D1												1-PIN RUN	335
● RCV IN 14 H		BV8K2												1-PIN RUN	336
● RCV IN 15 H		BV8K1												1-PIN RUN	337
● RCV CHAR WAITING H		E04N2	1-01												338
● RCV CHAR WAITING H		F02A1	1-02												338
● RCV CHAR WAITING H			1									4-2/8			338
● RDE 20-03 H		F05U1												1-PIN RUN	339
● RDE 24-07 H		F06U1												1-PIN RUN	340
● RDE 28-11 H		F07U1												1-PIN RUN	341
● RDE 12-15 H		F06U1												1-PIN RUN	342
● READY IN L		D04L1	1-01												343
● READY IN L		F02K2	1-02												343
● READY IN L			1									7-6/8			343

HND288.V23(23) 05/24/74				21-MAR-75	11153	PAGE 31									
DV11.P2	A/P	PIN	ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN	
RUN NAME	NAME	PIN	BAY - ORDER											NUMBER	
● RECEIVED DATA ENABLE H		C08N2	1-01												344
● RECEIVED DATA ENABLE H		C07N2	1-02												344
● RECEIVED DATA ENABLE H		C06N2	1-03												344
● RECEIVED DATA ENABLE H		C05N2	1-04												344
● RECEIVED DATA ENABLE H		F02R2	1-05												344
● RECEIVED DATA ENABLE H			1									19-4/8			344
● RECEIVER FLAG L		F02K1	1-01												345
● RECEIVER FLAG L		F05M2	1-02												345
● RECEIVER FLAG L		F06M2	1-03												345
● RECEIVER FLAG L		F07M2	1-04												345
● RECEIVER FLAG L		F08M2	1-05												345
● RECEIVER FLAG L			1									12-4/8			345
● RECEIVER FLAG WAITING		E04K2	1-01												346
● RECEIVER FLAG WAITING		F02J2	1-02												346
● RECEIVER FLAG WAITING			1									5-2/8			346
● RECV DATA 00 L		F02N2	1-01												347
● RECV DATA 00 L		F05P2	1-02												347
● RECV DATA 00 L		F06P2	1-03												347
● RECV DATA 00 L		F07P2	1-04												347
● RECV DATA 00 L		F08P2	1-05												347
● RECV DATA 00 L			1									12-0/8			347
● RECV DATA 01 L		F02N1	1-01												348
● RECV DATA 01 L		F05N2	1-02												348
● RECV DATA 01 L		F06N2	1-03												348
● RECV DATA 01 L		F07N2	1-04												348
● RECV DATA 01 L		F08N2	1-05												348
● RECV DATA 01 L			1									12-2/8			348
● RECV DATA 02 L		F02J1	1-01												349
● RECV DATA 02 L		F05P1	1-02												349
● RECV DATA 02 L		F06P1	1-03												349
● RECV DATA 02 L		F07P1	1-04												349
● RECV DATA 02 L		F08P1	1-05												349
● RECV DATA 02 L			1									12-2/8			349
● RECV DATA 03 L		F02F1	1-01												350
● RECV DATA 03 L		F05M1	1-02												350
● RECV DATA 03 L		F06M1	1-03												350
● RECV DATA 03 L		F07M1	1-04												350
● RECV DATA 03 L		F08M1	1-05												350
● RECV DATA 03 L			1									12-4/8			350

●	DV11.P2 RUN NAME	HND2R6.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 32
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	RECV DATA 04 L		F02L2		1-01				M7836		1					351
●	RECV DATA 04 L		F05S1		1-02				M7839		2					351
●	RECV DATA 04 L		F06S1		1-03				M7839		1					351
●	RECV DATA 04 L		F07S1		1-04				M7839		2					351
●	RECV DATA 04 L		F08S1		1-05				M7839							351
●	RECV DATA 04 L				1								12-0/8			351
●	RECV DATA 05 L		F02M2		1-01				M7836		1					352
●	RECV DATA 05 L		F05R1		1-02				M7839		2					352
●	RECV DATA 05 L		F06R1		1-03				M7839		1					352
●	RECV DATA 05 L		F07R1		1-04				M7839		2					352
●	RECV DATA 05 L		F08R1		1-05				M7839							352
●	RECV DATA 05 L				1								12-2/8			352
●	RECV DATA 06 L		F02H2		1-01				M7836		1					353
●	RECV DATA 06 L		F05J1		1-02				M7839		2					353
●	RECV DATA 06 L		F06J1		1-03				M7839		1					353
●	RECV DATA 06 L		F07J1		1-04				M7839		2					353
●	RECV DATA 06 L		F08J1		1-05				M7839							353
●	RECV DATA 06 L				1								12-0/8			353
●	RECV DATA 07 L		D02D2		1-01				M7836		1					354
●	RECV DATA 07 L		F05H1		1-02				M7839		2					354
●	RECV DATA 07 L		F06H1		1-03				M7839		1					354
●	RECV DATA 07 L		F07H1		1-04				M7839		2					354
●	RECV DATA 07 L		F08H1		1-05				M7839							354
●	RECV DATA 07 L				1								16-6/8			354
●	REQUEST BUS H		B03F2		1-01				M7837		1					355
●	REQUEST BUS H		C04S1		1-02				M7838							355
●	REQUEST BUS H				1								6-0/8			355
●	RESYNC 1 00(0) H		C05V2						M7839					1-PIN RUN		356
●	RESYNC 1 01(0) H		B05H2						M7839					1-PIN RUN		357
●	RESYNC 1 02(0) H		D05N2						M7839					1-PIN RUN		358
●	RESYNC 1 03(0) H		C05K2						M7839					1-PIN RUN		359
●	RESYNC 1 04(0) H		C06V2						M7839					1-PIN RUN		360
●	RESYNC 1 05(0) H		B06H2						M7839					1-PIN RUN		361
●	RESYNC 1 06(0) H		D06N2						M7839					1-PIN RUN		362

●	DV11.P2 RUN NAME	HND2R6.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 33
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	RESYNC 1 07(0) H		C06K2						M7839					1-PIN RUN		363
●	RESYNC 1 08(0) H		C07V2						M7839					1-PIN RUN		364
●	RESYNC 1 09(0) H		B07H2						M7839					1-PIN RUN		365
●	RESYNC 1 10(0) H		D07N2						M7839					1-PIN RUN		366
●	RESYNC 1 11(0) H		C07K2						M7839					1-PIN RUN		367
●	RESYNC 1 12(0) H		C08V2						M7839					1-PIN RUN		368
●	RESYNC 1 13(0) H		B08H2						M7839					1-PIN RUN		369
●	RESYNC 1 14(0) H		D08N2						M7839					1-PIN RUN		370
●	RESYNC 1 15(0) H		C08K2						M7839					1-PIN RUN		371
●	RESYNC 2 00(0) H		D05D2						M7839					1-PIN RUN		372
●	RESYNC 2 01(0) H		C05F2						M7839					1-PIN RUN		373
●	RESYNC 2 02(0) H		D05R2						M7839					1-PIN RUN		374
●	RESYNC 2 03(0) H		C05M2						M7839					1-PIN RUN		375
●	RESYNC 2 04(0) H		D06D2						M7839					1-PIN RUN		376
●	RESYNC 2 05(0) H		C06F2						M7839					1-PIN RUN		377
●	RESYNC 2 06(0) H		D06R2						M7839					1-PIN RUN		378
●	RESYNC 2 07(0) H		C06Y2						M7839					1-PIN RUN		379
●	RESYNC 2 08(0) H		D07D2						M7839					1-PIN RUN		380
●	RESYNC 2 09(0) H		C07F2						M7839					1-PIN RUN		381
●	RESYNC 2 10(0) H		D07R2						M7839					1-PIN RUN		382
●	RESYNC 2 11(0) H		C07M2						M7839					1-PIN RUN		383
●	RESYNC 2 12(0) H		D08D2						M7839					1-PIN RUN		384
●	RESYNC 2 13(0) H		C08F2						M7839					1-PIN RUN		385

● DV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 34
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
● RESYNC 2 14(0) H		D08R2												1-PIN RUN	386
● RESYNC 2 15(0) H		D08M2												1-PIN RUN	387
● RESYNC PULSE 00 L		D05L2												1-PIN RUN	388
● RESYNC PULSE 01 L		D05K2												1-PIN RUN	389
● RESYNC PULSE 02 L		D05J2												1-PIN RUN	390
● RESYNC PULSE 03 L		D05H2												1-PIN RUN	391
● RESYNC PULSE 04 L		D06L2												1-PIN RUN	392
● RESYNC PULSE 05 L		D06K2												1-PIN RUN	393
● RESYNC PULSE 06 H		D06J2												1-PIN RUN	394
● RESYNC PULSE 07 L		D06H2												1-PIN RUN	395
● RESYNC PULSE 08 L		D07L2												1-PIN RUN	396
● RESYNC PULSE 09 L		D07K2												1-PIN RUN	397
● RESYNC PULSE 10 L		D07J2												1-PIN RUN	398
● RESYNC PULSE 11 L		D07H2												1-PIN RUN	399
● RESYNC PULSE 12 L		D08L2												1-PIN RUN	400
● RESYNC PULSE 13 L		D08K2												1-PIN RUN	401
● RESYNC PULSE 14 L		D08J2												1-PIN RUN	402
● RESYNC PULSE 15 L		D08H2												1-PIN RUN	403
● RESYNC PULSE L		A02C1		1-01											404
● RESYNC PULSE L		C04E2		1-02											404
● RESYNC PULSE L		D05F2		1-03											404
● RESYNC PULSE L		D06F2		1-04											404
● RESYNC PULSE L		D07F2		1-05											404
● RESYNC PULSE L		D08F2		1-06											404
● RESYNC PULSE L				1									22-2/8		404
● RICK CLOCK L		B04E2		1-01											405
● RICK CLOCK L		D03D1		1-02											405
● RICK CLOCK L				1									7-6/8		405

● DV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 35	
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER	
● RIRR 00 H		E02N1		1-01												406
● RIRR 00 H		F03D2		1-02												406
● RIRR 00 H				1									4-4/8			406
● RIRR 01 H		D03H1		1-01												407
● RIRR 01 H		E02M2		1-02												407
● RIRR 01 H				1									6-2/8			407
● RIRR 02 H		D03A1		1-01												408
● RIRR 02 H		E02R2		1-02												408
● RIRR 02 H				1									6-4/8			408
● RIRR 03 H		D03E1		1-01												409
● RIRR 03 H		F02D1		1-02												409
● RIRR 03 H				1									7-6/8			409
● RIRR 04 H		A02H2		1-01												410
● RIRR 04 H		F03B2		1-02												410
● RIRR 04 H				1									14-6/8			410
● RIRR 05 H		A02H1		1-01												411
● RIRR 05 H		F03N1		1-02												411
● RIRR 05 H				1									15-4/8			411
● RIRR 06 H		F02B1		1-01												412
● RIRR 06 H		D03H1		1-02												412
● RIRR 06 H				1									9-6/8			412
● RIRR 07 H		A02H2		1-01												413
● RIRR 07 H		F03K2		1-02												413
● RIRR 07 H				1									14-6/8			413
● ROM DATA 00 H		B04C1		1-01												414
● ROM DATA 00 H		D03C1		1-02												414
● ROM DATA 00 H		F02M1		1-03												414
● ROM DATA 00 H				1									16-4/8			414
● ROM DATA 01 H		B04D1		1-01												415
● ROM DATA 01 H		D03D2		1-02												415
● ROM DATA 01 H		F02H1		1-03												415
● ROM DATA 01 H				1									17-0/8			415
● ROM DATA 02 H		B04D2		1-01												416
● ROM DATA 02 H		D03M2		1-02												416
● ROM DATA 02 H		F02V2		1-03												416
● ROM DATA 02 H				1									17-4/8			416

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				21-MAR-75		11153		PAGE 36				
A/E	PIN NAME	ORDER PIN	BAY - ORDEP	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
	ROM DATA 03 H		R04L1											417
	ROM DATA 03 H		E03T2											417
	ROM DATA 03 H		F02S1											417
	ROM DATA 03 H											16-2/8		417
	ROM DATA 04 H		C04R2											418
	ROM DATA 04 H		E02V1											418
	ROM DATA 04 H		F03E2											418
	ROM DATA 04 H											12-4/8		418
	ROM DATA 05 H		C04E1											419
	ROM DATA 05 H		E02T2											419
	ROM DATA 05 H		F03S1											419
	ROM DATA 05 H											14-2/8		419
	ROM DATA 06 H		C04F1											420
	ROM DATA 06 H		E02U1											420
	ROM DATA 06 H		F03A1											420
	ROM DATA 06 H											12-6/8		420
	ROM DATA 07 H		C04H2											421
	ROM DATA 07 H		E02S2											421
	ROM DATA 07 H		F03M2											421
	ROM DATA 07 H											13-6/8		421
	ROM DATA 08 H		A02A1											422
	ROM DATA 08 H		E04D1											422
	ROM DATA 08 H		F03K2											422
	ROM DATA 08 H											17-2/8		422
	ROM DATA 09 H		A02B1											423
	ROM DATA 09 H		E04A1											423
	ROM DATA 09 H		F03M2											423
	ROM DATA 09 H											16-6/8		423
	ROM DATA 10 H		C04U2											424
	ROM DATA 10 H		F03L2											424
	ROM DATA 10 H											9-6/8		424
	ROM DATA 11 H		D04B2											425
	ROM DATA 11 H		F03F2											425
	ROM DATA 11 H											8-2/8		425
	ROM DATA 12 H		E04R2											426
	ROM DATA 12 H		F03M1											426
	ROM DATA 12 H											5-0/8		426

DV11.P2 RUN NAME		HND288.V23(23) 05/24/74				21-MAR-75		11153		PAGE 37				
A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
	ROM DATA 13 H		E04S2											427
	ROM DATA 13 H		F03V2											427
	ROM DATA 13 H											5-6/8		427
	ROM DATA 14 H		E03V2											428
	ROM DATA 14 H		E04S1											428
	ROM DATA 14 H											2-6/8		428
	ROM DATA 15 H		E03L1											429
	ROM DATA 15 H		F04E2											429
	ROM DATA 15 H											3-2/8		429
	RX CLOCK 00 H		D05E2										1-PIN RUN	430
	RX CLOCK 01 H		C05E2										1-PIN RUN	431
	RX CLOCK 02 H		D05S2										1-PIN RUN	432
	RX CLOCK 03 H		C05P2										1-PIN RUN	433
	RX CLOCK 04 H		D06E2										1-PIN RUN	434
	RX CLOCK 05 H		C06E2										1-PIN RUN	435
	RX CLOCK 06 H		D06S2										1-PIN RUN	436
	RX CLOCK 07 H		C06P2										1-PIN RUN	437
	RX CLOCK 08 H		D07E2										1-PIN RUN	438
	RX CLOCK 09 H		C07E2										1-PIN RUN	439
	RX CLOCK 10 H		D07S2										1-PIN RUN	440
	RX CLOCK 11 H		C07P2										1-PIN RUN	441
	RX CLOCK 12 H		D08E2										1-PIN RUN	442
	RX CLOCK 13 H		C08E2										1-PIN RUN	443
	RX CLOCK 14 H		D08S2										1-PIN RUN	444
	RX CLOCK 15 H		C08P2										1-PIN RUN	445
	SCR 00 H		E03F1											446
	SCR 00 H		F04A1											446
	SCR 00 H											4-6/8		446

● DV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 38	
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER	
● SCR 01 H		F03P1		1-01												447
● SCR 01 H		F04F2		1-02												447
● SCR 01 H				Y									3-4/8			447
● SCR 02 H		E03H1		1-01												448
● SCR 02 H		E04U1		1-02												448
● SCR 02 H				1									4-4/8			448
● SCR 03 L		D04K2		1-01												449
● SCR 03 L		E03E1		1-02												449
● SCR 03 L				1									4-0/8			449
● SCR 04 H		D04J1		1-01												450
● SCR 04 H		E03A1		1-02												450
● SCR 04 H				1									4-2/8			450
● SCR 05 H		D04K1		1-01												451
● SCR 05 H		F03N2		1-02												451
● SCR 05 H				1									8-0/8			451
● SCR 07 H		D03V1		1-01												452
● SCR 07 H		F02B1		1-02												452
● SCR 07 H				1									5-6/8			452
● SCR 08 H		A03V2		1-01												453
● SCR 08 H		E04K1		1-02												453
● SCR 08 H				1									11-6/8			453
● SCR 11 H		B03P2		1-01												454
● SCR 11 H		E04L1		1-02												454
● SCR 11 H				1									10-0/8			454
● SELECT 2 H		E01S2		1-01												455
● SELECT 2 H		F09F2		1-02												455
● SELECT 2 H				1									7-2/8			455
● SELECT 2 H		E01T2		1-01												456
● SELECT 2 H		D01T2		1-02												456
● SELECT 2 H		D09T2		1-03												456
● SELECT 2 H		F09L2		1-04												456
● SELECT 2 H				1									17-6/8			456
● SERIAL OUT 00 L		A05J2													1-PIN RUN	457
● SERIAL OUT 01 L		A05B1													1-PIN RUN	458

● DV11.P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11153	PAGE 39	
	A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER	
● SERIAL OUT 02 L		A05T2														459
● SERIAL OUT 03 L		A05H2														460
● SERIAL OUT 04 L		A06J2														461
● SERIAL OUT 05 L		A06B1														462
● SERIAL OUT 06 L		A06T2														463
● SERIAL OUT 07 L		A06H2														464
● SERIAL OUT 08 L		A07J2														465
● SERIAL OUT 09 L		A07B1														466
● SERIAL OUT 10 L		A07T2														467
● SERIAL OUT 11 L		A07H2														468
● SERIAL OUT 12 L		A08J2														469
● SERIAL OUT 13 L		A08B1														470
● SERIAL OUT 14 L		A08T2														471
● SERIAL OUT 15 L		A08H2														472
● SET TRAP L		C04D2		1-01												473
● SET TRAP L		C05U2		1-02												473
● SET TRAP L		C06U2		1-03												473
● SET TRAP L		C07U2		1-04												473
● SET TRAP L		C08U2		1-05												473
● SET TRAP L				1									12-4/8			473
● SET/CLEAR 03 L		C04D1		1-01												474
● SFT/CLEAR 03 L		D03H2		1-02												474
● SET/CLEAR 03 L				1									5-6/8			474
● SET/CLEAR 04 L		C04B1		1-01												475
● SET/CLEAR 04 L		F02U2		1-02												475
● SET/CLEAR 04 L				1									11-2/8			475
● SOURCE CLR A 03-03 L		B05J1													1-PIN RUN	476
● SOURCE CLR A 04-07 L		B06J1													1-PIN RUN	477

●	DV11,P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11:53	PAGE 40
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	SOURCE CLK A 08-11 L		B07J1						M7839					1-PIN RUN	478	
●	SOURCE CLK A 12-15 L		B08J1						M7839					1-PIN RUN	479	
●	SOURCE CLK B 00-03 L		B05N2						M7839					1-PIN RUN	480	
●	SOURCE CLK B 04-07 L		B06N2						M7839					1-PIN RUN	481	
●	SOURCE CLK B 08-11 L		B07N2						M7839					1-PIN RUN	482	
●	SOURCE CLK B 12-15 L		B08N2						M7839					1-PIN RUN	483	
●	SRS 00 H		B08M2	1-01					M7839		1				484	
●	SRS 00 H		B07M2	1-02					M7839		2				484	
●	SRS 00 H		B06M2	1-03					M7839		1				484	
●	SRS 00 H		B05M2	1-04					M7839		2				484	
●	SRS 00 H		C04B2	1-05					M7838		1				484	
●	SRS 00 H		F03E1	1-06					M7837						484	
●	SRS 00 H			1									23-2/8		484	
●	SRS 01 H		B08T2	1-01					M7839		1				485	
●	SRS 01 H		B07T2	1-02					M7839		2				485	
●	SRS 01 H		B06T2	1-03					M7839		1				485	
●	SRS 01 H		B05T2	1-04					M7839		2				485	
●	SRS 01 H		B04M1	1-05					M7838		1				485	
●	SRS 01 H		F03T2	1-06					M7837						485	
●	SRS 01 H			1									25-2/9		485	
●	SRS 02 H		B08R2	1-01					M7839		1				486	
●	SRS 02 H		B06R2	1-02					M7839		2				486	
●	SRS 02 H		B04T2	1-03					M7838		1				486	
●	SRS 02 H		E03R1	1-04					M7837						486	
●	SRS 02 H			1									17-0/8		486	
●	SRS 02 L		B07R2	1-01					M7839		2				487	
●	SRS 02 L		B05R2	1-02					M7839		1				487	
●	SRS 02 L		C04C1	1-03					M7838						487	
●	SRS 02 L			1									7-0/8		487	
●	SRS 03 H		B08S2	1-01					M7839		1				488	
●	SRS 03 H		B07S2	1-02					M7839		2				488	
●	SRS 03 H		B04S2	1-03					M7838		1				488	
●	SRS 03 H		E03S2	1-04					M7837						488	
●	SRS 03 H			1									16-6/8		488	

●	DV11,P2 RUN NAME	HND288.V23(23) 05/24/74				Q	DRAW	RV	PG	Y	X	Z	REMARKS	21-MAR-75	11:53	PAGE 41
		A/P	PIN NAME	ORDER PIN	BAY - ORDER									LENGTH	EXCEPTIONS	RUN NUMBER
●	SRS 03 L		B04V2	1-01					M7838		1				489	
●	SRS 03 L		B05S2	1-02					M7839		2				489	
●	SRS 03 L		B06S2	1-03					M7839						489	
●	SRS 03 L			1									5-6/8		489	
●	SRS 08 H		D04E2	1-01					M7838		1				490	
●	SRS 08 H		E03N2	1-02					M7837						490	
●	SRS 08 H			1									6-0/8		490	
●	SRS 09 H		D04M1	1-01					M7838		1				491	
●	SRS 09 H		E03M1	1-02					M7837						491	
●	SRS 09 H			1									5-0/8		491	
●	SRS 10 H		D04V1	1-01					M7838		1				492	
●	SRS 10 H		F03R1	1-02					M7837						492	
●	SRS 10 H			1									7-2/8		492	
●	SRS 11 H		D04F1	1-01					M7838		1				493	
●	SRS 11 H		E03U2	1-02					M7837						493	
●	SRS 11 H			1									6-4/8		493	
●	SYSTEM HOLE 00-03 H		A05S2						M7839					1-PIN RUN	494	
●	SYSTEM HOLE 04-07 H		A06S2						M7839					1-PIN RUN	495	
●	SYSTEM HOLE 08-11 H		A07S2						M7839					1-PIN RUN	496	
●	SYSTEM HOLE 12-15 H		A08S2						M7839					1-PIN RUN	497	
●	TCO 04 H		F05H2						M7839					1-PIN RUN	498	
●	TCO 01 H		E05P2						M7839					1-PIN RUN	499	
●	TCO 02 H		E05J2						M7839					1-PIN RUN	500	
●	TCO 03 H		E05D2						M7839					1-PIN RUN	501	
●	TCO 04 H		F06H2						M7839					1-PIN RUN	502	
●	TCO 05 H		E06P2						M7839					1-PIN RUN	503	
●	TCO 06 H		E06J2						M7839					1-PIN RUN	504	
●	TCO 07 H		E06D2						M7839					1-PIN RUN	505	
●	TCO 08 H		F07H2						M7839					1-PIN RUN	506	

DV11.P2		HMC298.V23(23) 05/24/74				21-MAR-75		11153		PAGE 42					
RUN NAME	A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER
TCO 09 H		E07P2												1-PIN RUN	507
TCO 10 H		E07J2												1-PIN RUN	508
TCO 11 H		E07D2												1-PIN RUN	509
TCO 12 H		E08H2												1-PIN RUN	510
TCO 13 H		E08P2												1-PIN RUN	511
TCO 14 H		E08J2												1-PIN RUN	512
TCO 15 H		E08D2												1-PIN RUN	513
TMARK 00 L		C05D2												1-PIN RUN	514
TMARK 01 L		C05B2												1-PIN RUN	515
TMARK 02 L		F05L2												1-PIN RUN	516
TMARK 03 L		F05E2												1-PIN RUN	517
TMARK 04 L		C06D2												1-PIN RUN	518
TMARK 05 L		C06B2												1-PIN RUN	519
TMARK 06 L		E06L2												1-PIN RUN	520
TMARK 07 L		E06E2												1-PIN RUN	521
TMARK 08 L		C07D2												1-PIN RUN	522
TMARK 09 L		C07B2												1-PIN RUN	523
TMARK 10 L		E07L2												1-PIN RUN	524
TMARK 11 L		E07E2												1-PIN RUN	525
TMARK 12 L		C08D2												1-PIN RUN	526
TMARK 13 L		C08B2												1-PIN RUN	527
TMARK 14 L		E08L2												1-PIN RUN	528
TMARK 15 L		E08E2												1-PIN RUN	529

DV11.P2		HMC298.V23(23) 05/24/74				21-MAR-75		11153		PAGE 43						
RUN NAME	A/P	PIN NAME	ORDER PIN	BAY - ORDER	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN NUMBER	
TP CL2		E01L2												1-PIN RUN	530	
TP EXT CAP		E01B1												1-PIN RUN	531	
TP FL1		E09L1												1-PIN RUN	532	
TRAN DATA 00 H		C04H1		1-01										M7838	1	533
TRAN DATA 00 H		F05U2		1-02										M7839	2	533
TRAN DATA 00 H		F06U2		1-03										M7839	1	533
TRAN DATA 00 H		E07J2		1-04										M7839	2	533
TRAN DATA 00 H		F08U2		1-05										M7839		533
TRAN DATA 00 H				1									20-2/8		533	
TRAN DATA 01 H		C04J1		1-01										M7838	1	534
TRAN DATA 01 H		F05I2		1-02										M7839	2	534
TRAN DATA 01 H		F06I2		1-03										M7839	1	534
TRAN DATA 01 H		E07I2		1-04										M7839	2	534
TRAN DATA 01 H		F08I2		1-05										M7839		534
TRAN DATA 01 H				1									20-0/8		534	
TRAN DATA 02 H		C04L2		1-01										M7838	1	535
TRAN DATA 02 H		F05V1		1-02										M7839	2	535
TRAN DATA 02 H		F06V1		1-03										M7839	1	535
TRAN DATA 02 H		E07V1		1-04										M7839	2	535
TRAN DATA 02 H		F08V1		1-05										M7839		535
TRAN DATA 02 H				1									19-6/8		535	
TRAN DATA 03 H		C04M2		1-01										M7838	1	536
TRAN DATA 03 H		F05S2		1-02										M7839	2	536
TRAN DATA 03 H		F06S2		1-03										M7839	1	536
TRAN DATA 03 H		E07S2		1-04										M7839	2	536
TRAN DATA 03 H		F08S2		1-05										M7839		536
TRAN DATA 03 H				1									19-2/8		536	
TRAN DATA 04 H		A04T2		1-01										M7838	1	537
TRAN DATA 04 H		F05V2		1-02										M7839	2	537
TRAN DATA 04 H		F06V2		1-03										M7839	1	537
TRAN DATA 04 H		E07V2		1-04										M7839	2	537
TRAN DATA 04 H		F08V2		1-05										M7839		537
TRAN DATA 04 H				1									24-2/8		537	
TRAN DATA 05 H		A04S1		1-01										M7838	1	538
TRAN DATA 05 H		F05R2		1-02										M7839	2	538
TRAN DATA 05 H		F06P2		1-03										M7839	1	538
TRAN DATA 05 H		F07R2		1-04										M7839	2	538
TRAN DATA 05 H		F08R2		1-05										M7839		538
TRAN DATA 05 H				1									24-0/8		538	

DV11.P2		HND288.V23(23) 05/24/74								21-MAR-75	11:53	PAGE 44				
RUN NAME		A/P	PIN	ORDER	BAY -	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN
			NAME	PIN	ORDER											NUMBER
●	TRAN DATA 06 H		A04V2		1-01				M7838			1				539
	TRAN DATA 06 H		E05M2		1-02				M7839			2				539
●	TRAN DATA 06 H		E06M2		1-03				M7839			1				539
	TRAN DATA 06 H		E07M2		1-04				M7839			2				539
	TRAN DATA 06 H		E08M2		1-05				M7839							539
●	TRAN DATA 06 H				1									20-4/8		539
	TRAN DATA 07 H		A04S2		1-01				M7838			1				540
●	TRAN DATA 07 H		E05P1		1-02				M7839			2				540
	TRAN DATA 07 H		E06P1		1-03				M7839			1				540
	TRAN DATA 07 H		E07P1		1-04				M7839			2				540
●	TRAN DATA 07 H		E08P1		1-05				M7839							540
	TRAN DATA 07 H				1									21-0/8		540
●	TRAN DATA 08 H		D04F2		1-01				M7838			1				541
	TRAN DATA 08 H		E05R1		1-02				M7839			2				541
	TRAN DATA 08 H		E06R1		1-03				M7839			1				541
●	TRAN DATA 08 H		E07R1		1-04				M7839			2				541
	TRAN DATA 08 H		E08R1		1-05				M7839							541
	TRAN DATA 08 H				1									14-2/8		541
	TRAN FLAG WAITING L		C04P2		1-01				M7838			1				542
	TRAN FLAG WAITING L		E05L2		1-02				M7839			2				542
●	TRAN FLAG WAITING L		E06L2		1-03				M7839			1				542
	TRAN FLAG WAITING L		E07L2		1-04				M7839			2				542
	TRAN FLAG WAITING L		E08L2		1-05				M7839							542
●	TRAN FLAG WAITING L				1									18-4/8		542
	TRANS DISABLE 00-03 H		A05F2						M7839						1-PIN RUN	543
●	TRANS DISABLE 04-07 H		A06F2						M7839						1-PIN RUN	544
	TRANS DISABLE 08-11 H		A07F2						M7839						1-PIN RUN	545
●	TRANS DISABLE 12-15 H		A08F2						M7839						1-PIN RUN	546
	TRANSFER BUS 00 H		C04J2		1-01				M7838			2				547
	TRANSFER BUS 00 H		C03M2		1-02				M7837			1				547
●	TRANSFER BUS 00 H		D02T2		1-03				M7836							547
	TRANSFER BUS 00 H				1									9-4/8		547
●	TRANSFER BUS 01 H		C04K2		1-01				M7838			2				548
	TRANSFER BUS 01 H		C03K2		1-02				M7837			1				548
	TRANSFER BUS 01 H		D02P2		1-03				M7836							548
●	TRANSFER BUS 01 H				1									8-4/8		548

DV11.P2		HND286.V23(23) 05/24/74								21-MAR-75	11:53	PAGE 45				
RUN NAME		A/P	PIN	ORDER	BAY -	Q	DRAW	RV	PG	Y	X	Z	REMARKS	LENGTH	EXCEPTIONS	RUN
			NAME	PIN	ORDER											NUMBER
●	TRANSFER BUS 02 H		C04M2		1-01				M7838			2				549
	TRANSFER BUS 02 H		C03K1		1-02				M7837			1				549
●	TRANSFER BUS 02 H		D02Y2		1-03				M7836							549
	TRANSFER BUS 02 H				1									8-6/8		549
●	TRANSFER BUS 03 H		C04M1		1-01				M7838			1				550
	TRANSFER BUS 03 H		C03L1		1-02				M7837			2				550
	TRANSFER BUS 03 H		D02R2		1-03				M7836							550
●	TRANSFER BUS 03 H				1									8-4/8		550
	TRANSFER BUS 04 H		A04M2		1-01				M7838			1				551
●	TRANSFER BUS 04 H		C02E2		1-02				M7836			2				551
	TRANSFER BUS 04 H		C03R2		1-03				M7837							551
	TRANSFER BUS 04 H				1									11-0/8		551
●	TRANSFER BUS 05 H		A04R1		1-01				M7838			1				552
	TRANSFER BUS 05 H		C03H1		1-02				M7837			2				552
●	TRANSFER BUS 05 H		E02J2		1-03				M7836							552
	TRANSFER BUS 05 H				1									14-6/8		552
●	TRANSFER BUS 06 H		A04U2		1-01				M7838			2				553
	TRANSFER BUS 06 H		B02U2		1-02				M7836			1				553
	TRANSFER BUS 06 H		C03P1		1-03				M7837							553
●	TRANSFER BUS 06 H				1									9-6/8		553
	TRANSFER BUS 07 H		A04U1		1-01				M7838			2				554
●	TRANSFER BUS 07 H		C03S2		1-02				M7837			1				554
	TRANSFER BUS 07 H		E02P1		1-03				M7836							554
	TRANSFER BUS 07 H				1									15-2/8		554
●	TRANSFER BUS 08 H		E03C1		1-01				M7837			2				555
	TRANSFER BUS 08 H		E02R1		1-02				M7836			1				555
○	TRANSFER BUS 08 H		F04P2		1-03				M7838							555
	TRANSFER BUS 08 H				1									9-6/8		555
○	TRANSFER BUS 09 H		E03B2		1-01				M7837			2				556
	TRANSFER BUS 09 H		E02S1		1-02				M7836			1				556
	TRANSFER BUS 09 H		F04M2		1-03				M7838							556
○	TRANSFER BUS 09 H				1									9-4/8		556
●	TRANSFER BUS 10 H		E03D2		1-01				M7837			2				557
	TRANSFER BUS 10 H		E02V2		1-02				M7836			1				557
	TRANSFER BUS 10 H		F04N2		1-03				M7838							557
●	TRANSFER BUS 10 H				1									9-0/8		557

OV11,P2
RUN NAME

HND2PB.V23(23) 05/24/74
A/P PIN ORDER BAY -
NAME PIN ORDER

Q DRAW RV PG Y X Z

REMARKS


21-MAR-75
LENGTH

11:53
EXCEPTIONS

PAGE 46
RUN
NUMBER

TRANSFER BUS 11 H	B02E2	1-01	M7836	1		558
TRANSFER BUS 11 H	E03E2	1-02	M7837	2		558
TRANSFER BUS 11 H	F04V1	1-03	M7838			558
TRANSFER BUS 11 H		1			17-2/8	558
TRANSFER BUS 12 H	A02P2	1-01	M7836	1		559
TRANSFER BUS 12 H	D03K1	1-02	M7837	2		559
TRANSFER BUS 12 H	E04M1	1-03	M7838			559
TRANSFER BUS 12 H		1			15-2/8	559
TRANSFER BUS 13 H	A02S2	1-01	M7836	1		560
TRANSFER BUS 13 H	D03L2	1-02	M7837	2		560
TRANSFER BUS 13 H	E04L2	1-03	M7838			560
TRANSFER BUS 13 H		1			15-0/8	560
TRANSFER BUS 14 H	B02F1	1-01	M7836	1		561
TRANSFER BUS 14 H	D03F2	1-02	M7837	2		561
TRANSFER BUS 14 H	E04M2	1-03	M7838			561
TRANSFER BUS 14 H		1			13-6/8	561
TRANSFER BUS 15 H	A02V2	1-01	M7836	1		562
TRANSFER BUS 15 H	D03J1	1-02	M7837	2		562
TRANSFER BUS 15 H	F04P1	1-03	M7838			562
TRANSFER BUS 15 H		1			15-0/8	562
TRANSFER BUS 16 H	A02L1	1-01	M7836	1		563
TRANSFER BUS 16 H	D04J2	1-02	M7838			563
TRANSFER BUS 16 H		1			10-6/8	563
TRANSFER BUS 17 H	B02A1	1-01	M7836	1		564
TRANSFER BUS 17 H	D04K2	1-02	M7838			564
TRANSFER BUS 17 H		1			9-2/8	564
TRANSFER SOURCE ENAB L	D02K2	1-01	M7836	1		565
TRANSFER SOURCE ENAB L	F04B2	1-02	M7838			565
TRANSFER SOURCE ENAB L		1			7-2/8	565
TRANSMITTER STROBE H	A04M2	1-01	M7838	1		566
TRANSMITTER STROBE H	E05H2	1-02	M7839	2		566
TRANSMITTER STROBE H	E06H2	1-03	M7839	1		566
TRANSMITTER STROBE H	E07H2	1-04	M7839	2		566
TRANSMITTER STROBE H	E08H2	1-05	M7839			566
TRANSMITTER STROBE H		1			20-6/8	566
UNIBUS PAR WRITE L	A04F2	1-01	M7838	1		567
UNIBUS PAR WRITE L	E03H2	1-02	M7837			567
UNIBUS PAR WRITE L		1			6-6/8	567

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION




REV.	
CHG	
CHK	

FIRST USED ON OPTION/MODEL		QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII					
DIMENSIONAL TOLERANCE		PARTS LIST			
DIMENSIONS ARE MILLIMETERS UNLESS OTHERWISE SPECIFIED		DRN <i>K. Deo</i>	DATE 3-18-75		
		CHK <i>Sid Roberts</i>	DATE 4-17-75		
MILLIMETERS	INCHES	ANGLES	ENG <i>R. Will</i>	DATE 4-17-75	TITLE DVII MODEM CONTROL
X,XX - ±0.10 X,X - ±0.05 X - ±0.2	J,JK - ±0.005 J,K - ±0.02 J - ±0.1	30° 30'	PROJ. ENG. <i>R. Will</i>	DATE 4-17-75	
THIRD ANGLE PROJECTION	REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY	NEXT HIGHER ASSY.	PROD. <i>R. Will</i>	DATE 4-17-75	
MATERIAL		B-DD-DVII-0	SIZE CODE	NUMBER	REV.
FINISH		D BD	DVII-0-8		
		SCALE	SHEET 1 OF 2	DIST.	

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION"

NOTES:
1. MODULE PINS, AS USED IN THIS PRINT, ARE AS PER SYSTEM UNIT BACK PANEL WIRES.



REV.	CHANGE NO.	REVISIONS



FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DV11				
PARTS LIST				
DIMENSIONAL TOLERANCE		DRN. <i>K. H. ...</i>	DATE 3-12-75	
DIMENSIONS ARE MILLIMETERS UNLESS OTHERWISE SPECIFIED		CHKD. <i>B. ...</i>	DATE 4-7-75	
MILLIMETERS		ENG. <i>F. ...</i>	DATE 9-17-75	
X JOX = ±0.10 X X = ±0.5 X = ±0.2		PROJ. ENG. <i>C. ...</i>	DATE 4-17-75	
THIRD ANGLE PROJECTION		PROJ. <i>...</i>	DATE 4-17-75	TITLE DV11 MODEM CONTROL
MATERIAL		NEXT HIGHER ASSY.		
FINISH		SCALE B-DD-DV11-0		
		SHEET 2 OF 2		SIZE CODE D BD
				NUMBER DV11-0-8
				REV.

REV. 1
 NAME DV11-0-8
 CODE D BD

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

DO NOT SCALE DRAWING

NOTES:
 1. * INDICATES POINT NO. ON ITEM#2 (POWER HARNESS).
 2. ITEM#2 (POWER HARNESS) TO BE CONNECTED TO ITEM#1 (LOGIC ASSY) AS SHOWN USING SOLDER.



REV	AWT REV STATUS	A-WT-7010834-0	3
1	POWER HARNESS (DVII)	D-IA-7010835-0-0	2
1	WIRED ASS'Y	D-IA-7010655-0-0	1

QUANTITY & VARIATION	DESCRIPTION		DWG./PART NO.	ITEM NO.
	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES			
ANGLES	CLASS OF ACCURACY	NORMAL DIMENSION RANGE INCHES		
SURFACE QUALITY	MEDIUM	OVER 0 TO 0.2	OVER 0.2 TO 4.0	OVER 4.0 TO 80.0
IN		1.004	1.008	1.012
MICRONCHES	PREFERRED	1.012	1.016	1.020

THIRD ANGLE PROJECTION

REMOVE BURRS AND BREAK SHARP CORNERS

DO NOT SCALE DWG

MATERIAL: ++

FINISH: ++

DRN: 1/17/75

CHK'D: 4.9.75

ENG: 4/1/75

PROL: 4/1/75

PROD: P.W. 4/1/75

FIRST USED ON: PDP11

TITLE: LOGIC ASSY (DVII)

NEXT HIGHER ASSY:

SIZE CODE: D-UA-DVII-0-0

SCALE: 1/1

SHEET: 1 OF 1

DIST.:

REV.:



REV. 7010834-0-0

REV. CHANGE NO.

DEC FORM NO. DRG 100-C

DO NOT SCALE DRAWING

NOTES:
 1. WIREWRAP ONE END OF ITEM #5 TO PIN FOOT 1 AND SOLDER THE OTHER END TO ITEM #4 WHICH IS MOUNTED UNDER THE SYSTEM UNIT MOUNTING SCREW.



A/R	DESCRIPTION	BLK	PART NO.	QTY
1	WIRE #24 AWG SOLID	BLK	9107688-00	5
1	TERMINAL LOCKING, SHAKEPROOF		9006766	4
REF	WIRE LIST		K-WL-DVII-a-7	3
A/R	WIRE #30 AWG SOLID YEL		9105740-44	2
1	BACK PLANE ASSY		DAD 7010719-80	1




FIRST USED ON OPTION/MODEL		PDP II	
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES		PARTS LIST	
TOLERANCES	DECIMALS	ANGLES	ANGLES
*** + .008		0 30	
** + .02			
* + .1			
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY V		TITLE	
MATERIAL		WIRED ASSY (DVII)	
FINISH		DAD 7010655-0-0	
SCALE		SHEET 1 OF 1	

REV. NO. 1
 CHANGE TO
 DEC FORM NO. 107-C

DAD 7010655-0-0

DO NOT SCALE DRAWING

- NOTES:
1. INSERT EYELET (ITEM #5) FROM SIDE #2 OF ETCH BOARD.
 2. REWORK ITEM #1 (ETCH BOARD), IF REV C, BY USING CIRCUIT BOARD REWORK DRILL (HOLLOW DRILL .04 ID, .125 OD) AT PIN CITE ALL THE WAY THROUGH. THIS WORK TO BE DONE AFTER ITEM #1 HAS BEEN INSTALLED ON ITEMS #3 & #4. NO REWORK REQUIRED IF ITEM #1 IS REV D OR LATER.



REF	CIRCUIT SCHEMATIC	D-C5-5411420-0-1	7
15	REF: HOLLOW DRILL 2-32 X .62	9006120-6	6
16	EYELET	9009605	5
3	72 PIN CONN. BLOCK	1211425-00	4
6	288 PIN BLOCK H863	1210258	3
1	LOGIC FRAME	1211439	2
1	ETCHED CIRCUIT BOARD	5011419	1

FIRST USED ON OPTION MODEL		QTY	DESCRIPTION	PART NO.	ITEM NO.
PDP 11					
PARTS LIST					
UNLESS OTHERWISE SPECIFIED		DRN	DATE	digital EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS	
DIMENSIONS IN INCHES		11/16/74	11/16/74	TITLE	
TOLERANCES		CHOP	12/2/75	BACK PLANE ASSY	
DECIMALS	ANGLES	PROD	4/4/75	MATERIAL	
### .005	.030	PROD	4/4/75	NEXT HIGHER ASSY.	
## .02		PROD	4/4/75	D-AD-7010655-0	
# .1		PROD	4/4/75	SCALE 1/1	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY 1		PROD	4/4/75	SHEET 1 OF 1	
FINISH				DIA 7010719-0-0	


REV	CHANGE NO.	REVISIONS

DIA 7010719-0-0

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION"

WIRE TABLE								
ITEM NO	DESCRIPTION		FROM			TO		WIRE LENGTHS
	AWG	COLOR	POINT	CONNECTION	WITH	POINT	SIGNAL	
6	14	BLU	9	P1-13	3	1	-15V	10.0"
5	14	BLK	10	P1-8	3	8	GND	10.5"
4	14	RED	11	P1-1	3	5	+5V	9.0"
9	18	GRY	12	P1-2	3	6	+15V	9.5"
8	18	YEL	13	P2-4	3	3	ACLO	8.5"
7	18	VIO	14	P2-3	3	2	DCLO	8.5"
4	14	RED	15	P3-1	3	4	+5V	9.0"
5	14	BLK	16	P3-9	3	7	GND	9.5"

NOTES
 1. INSULATION AT POINT 1 THRU 8 SHOULD BE STRIPPED BACK .18 INCHES AND WIRES SOLDER TINNED.




QTY	SYMBOL	DESCRIPTION	DWG. PART NO.	ITEM NO.
X	B	TIE WRAP	3007031	10
Δ	A/R	WIRE, #18 AWG (GRY)	9107360-88	9
Δ	A/R	WIRE, #18 AWG (YEL)	9107360-44	8
Δ	A/R	WIRE, #18 AWG (VIO)	9107360-77	7
Δ	A/R	WIRE, #14 AWG (BLU)	9107370-66	6
Δ	A/R	WIRE, #14 AWG (BLK)	9107370-00	5
Δ	A/R	WIRE, #14 AWG (RED)	9107370-??	4
■	B	PIN, MALE	1209378-01	3
	1	HOUSING, CONN, 6 PIN	1209351-06	2
	2	HOUSING, CONN, 15 PIN	1209351-15	1

THIRD ANGLE PROJECTION	DRN. <i>[Signature]</i> 1-20-75	FIRST USED ON	DVII
	CHK. <i>[Signature]</i> 2-21-75	TITLE	POWER HARNESS (DVI)
REMOVE BURRS AND BREAK SHARP CORNERS	PROJ. ENG. <i>[Signature]</i> 2-21-75	PROD. <i>[Signature]</i> 7-31-75	
DO NOT SCALE DWG	NEXT HIGHER ASSY.		
MATERIAL SEE PARTS LIST	D-AD-7010834-0-0	SIZE CODE	D IA 7010835-0-0
FINISH	SCALE	SHEET	1 OF 1


REV.	CHANGE NO.	REVISIONS

NOTES:



REF	DESCRIPTION	QTY	REF DESIGNATION	DESCRIPTION	PART NO	ITEM NO
	X-Y COORDINATE HOLE LOCATION				K-CO-M7836-0-4	1
	ASSY DRILLING HOLE LAYOUT				D-AH-M7836-0-5	2
	MODULE ECO HISTORY				B-MH-M7836-0-6	3
1	ETCHED CIRCUIT BOARD				5010976	4
1	C93			CAP 10 PF 100V 5% DM	1000006	5
1	C94			CAP 100 PF 100V 5% DM	1000016	6
95	C1 THRU C92, C95 - C97, C101			CAP .01 UF 100V 20% CER	1001610-01	7
7	C100, C102 THRU C107			CAP 6.8 UF 35V 10% tant	1005306	8
4	D1-D4			DIODE DSG4	1102114	9
2	R2, R18			RES. 330 1/4W 5%	1300295	10
1	R1			RES. 470 1/4W 5%	1300316	11
1	R15			RES. 3K 1/4W 5%	1300432	12
12	R4, R14, R41			RES. 1K 1/4W 5%	1300365	13
2	R3, R17			RES. 750 1/4W 5%	1301401	14
1	R16			RES. 18K 1/4W 5%	1302465	15
4	E3, E5, E9, E11			IC 7474	1905547	16
1	E56			IC 7442	15M 301	17
1	E78			IC 7420	1905577	18
1	E84			IC 7402	1909004	19
3	E14, 33, 35			IC 7404	1909686	20
1	E9			IC 8881	1909705	21
3	E7, 10, 12			IC 8242	1909712	22
4	E13, 50, 89, 97			IC 8640	1011400	23
4	E34, 41, 53, 54			IC 74153	1909337	24
5	E46, 52, 57, 70, 71			IC 74181	1909982	25
10	E33, 34, 39, 42, 43, 44, 47, 38, 56, 64			IC 7486	1910011	26
2	E79, 96			IC 7437	1910091	27
4	E51, 67, 72, 73			IC 74150	1910153	28
2	E91, 92			IC 74121	1910230	29
7	E4, 13, 28, 32, 62, 74			IC 74175	1910651	30
12	E53, 59, 60, 61, 62, 68, 18, 23, 24, 41, 45, 35, 36			IC 74174	1910652	31
4	E1, 27, 40, 32			IC 74157	1910655	32
1	E35			IC 74155	1910556	33
4	E3, 15, 20, 21			IC 8838	1911117	34
1	E94			IC 7408	1910155	35
8	E24, 73, 81, 29, 83, 66, 85, 68			IC 3341	2111180	36
1	SW1			SWITCH 10 POS	1211184-06	37
1				HEX HANDLE ASSY	1210711-2	38
12				EYELET	9006732	39
11	R19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39			RES. 180, 1/4W, 5%	1301322	40
11	R20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40			RES. 330, 1/4W, 5%	1300309	41
1				COVER SWITCH 10 POS	1211284-06	42
14	E2, 6, 11, 16, 17, 21, 22, 26, 29, 74, 75, 77, 80, 87			IC 74151	1909936	43
A/R				WIRE #33 AWG INSULATED	1105140	44

IC TYPE	GND	+5V	-12V
7402	8	16	
7405	8	16	
7453	8	16	
74181	12	24	
74150	12	24	
74175	8	16	
74174	8	16	
8A38	8	16	
3341	8	16	1




FIRST USED ON OPTION MODEL		DV11-AA																											
ETCH BOARD REV		A																											
PARTS LIST		TITLE																											
<table border="1"> <tr> <th>ORIGINATED</th> <th>CHANGE NO</th> <th>REV</th> </tr> <tr> <td>A</td> <td></td> <td></td> </tr> </table>		ORIGINATED	CHANGE NO	REV	A			<table border="1"> <tr> <th>DATE</th> <th>BY</th> </tr> <tr> <td>2/1/75</td> <td></td> </tr> <tr> <th>DATE</th> <th>BY</th> </tr> <tr> <td>3/1/75</td> <td></td> </tr> <tr> <th>DATE</th> <th>BY</th> </tr> <tr> <td>4/1/75</td> <td></td> </tr> <tr> <th>DATE</th> <th>BY</th> </tr> <tr> <td>5/1/75</td> <td></td> </tr> <tr> <th>DATE</th> <th>BY</th> </tr> <tr> <td>6/1/75</td> <td></td> </tr> </table>		DATE	BY	2/1/75		DATE	BY	3/1/75		DATE	BY	4/1/75		DATE	BY	5/1/75		DATE	BY	6/1/75	
ORIGINATED	CHANGE NO	REV																											
A																													
DATE	BY																												
2/1/75																													
DATE	BY																												
3/1/75																													
DATE	BY																												
4/1/75																													
DATE	BY																												
5/1/75																													
DATE	BY																												
6/1/75																													
NEXT HIGHER ASSY		B-DD-DV11-0																											
DEC NO		EIA NO																											
DEC NO		EIA NO																											
SCALE		SHEET 1 OF 10																											
SEMICONDUCTOR CONVERSION CHART		<table border="1"> <tr> <th>SIZE CODE</th> <th>NUMBER</th> <th>REV.</th> </tr> <tr> <td>D.C.S</td> <td>M7836-0-1</td> <td>A</td> </tr> </table>		SIZE CODE	NUMBER	REV.	D.C.S	M7836-0-1	A																				
SIZE CODE	NUMBER	REV.																											
D.C.S	M7836-0-1	A																											

D.C.S M7836-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971, DIGITAL EQUIPMENT CORPORATION

D
C
B
A

D
C
B
A




CHK	CHK NO	REV

M7836

TITLE	SIZE CODE	NUMBER	REV.
ALU (DI-1)	D	M7836-01	A

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS (DI-2)	SIZE CODE	D CS	NUMBER	M7836-0-1	REV.	A
SCALE	1:1	SHEET	3	OF	10	DIST.	

A
B
C
D
 1
2
3
4
5
6
7
8

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS (01-3)	SIZE CODE	D CS	NUMBER	M7836-0-1	REV.	A
SCALE		SHEET	4	OF	10	DIST.	

TITLE CODE: DCS M7836-0-1
 NUMBER: 1

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION"

V 1-0-9932W SCID 2




REVISIONS		
CHK	CHANGE NO.	REV.

DI-2 BUF ROM DATA 01 H
DI-2 BUF ROM DATA 00 H

TITLE	ALU AND TRANSFER BUS (DI-4)	SIZE CODE	DCS	NUMBER	M7836-0-1	REV.	A
SCALE	SHEET 5 OF 10		DIST.				

DCS M7836-0-1
 SHEET 5 OF 10

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1964 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	ALI AND TRANSFER BUS (DI-5)	SIZE CODE	DCS	NUMBER	M7836-7-1	REV.	A
SCALE		SHEET	6	OF 10			

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS	SIZE CODE	DCS	NUMBER	M7836-0-1	REV.	A
SCALE	1:1	SHEET	9	OF	10	DIST.	

SHEET NO. M7836-0-1
 DC S


THIS DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY PRODUCT WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION. COPYRIGHT © 1975

NOTES: R47, R48, R49, C116, C117, C118 ARE ECO*2 ADDITIONS.



IC TYPE	GND	+5V
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE		
IC PIN LOCATIONS		
I.C DEC 74151	8	16
I.C DEC 7492	8	16
I.C DEC 4015	8	16
I.C DEC 74175	8	16
I.C DEC 74174	8	16
I.C DEC 74157	8	16
I.C DEC 74155	8	16
I.C DEC 74173	8	16

REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
REF	X-COORDINATE HOLE LOCATION		K-CJ-M7837-0-1	1
REF	ASSY/DRILLING HOLE LAYOUT		D-AH-M7837-0-5	2
REF	MODULE ECO HISTORY		B-MH-M7837-0-6	3
1	ETCHED CIRCUIT BOARD		5010-177	4
3	C109, C110, C111	CAP 10 PF 100V 5%	1000006	5
5	C109, C106, C12, C102, C107	CAP 100 PF 100V 5%	1000016	6
3	C113, C117, C118	CAP 330 PF 100V 5%	1000023	7
2	C105, C116	CAP 470 PF 100V 5%	1000024	8
1	C103	CAP 1500 PF 100V 5%	1002428	9
94	C1-C94	CAP .01UF 100V 20%	1001610-01	10
7	C97-C101, C108, C115	CAP 6.8 UF 35V 10%	1005306	11
4	D1-D4	DIODE D664	1100114	12
10	E8, E12, E22, E53, E60, E66, E67, E77, E84, E95	I.C DEC 7474	1905547	13
3	E15, E69, E86	I.C DEC 7400	1905575	14
1	E68	I.C DEC 7410	1905576	15
6	E6, E13, E24, E31, E36, E94	I.C DEC 7402	1909004	16
1	E76	I.C DEC 74455	1909063	17
7	E4, E7, E18, E25, E26, E27, E32	I.C DEC 8640	1911969	18
1	E61	I.C DEC 74474	1909667	19
3	E16, E44, E50	I.C DEC 7404	1902686	20
8	E1, E2, E3, E9, E10, E11, E14, E17	I.C DEC 8881	1909705	21
16	E71, E72, E73, E74, E75, E79, E80, E81, E82, E83, E88, E89, E90, E91, E92, E93	I.C DEC 74151	1909936	22
1	E38,	I.C DEC 7492	1910046	23
1	E51	I.C DEC 4015	1910087	24
2	E37, E58	I.C DEC 7437	1910091	25
4	E23, E97, E52, E85	I.C DEC 7408	1910155	26
9	E5, E20, E29, E30, E45, E62, E70, E78, E87	I.C DEC 74121	1910230	27
7	E28, E34, E40, E48, E56, E59, E65	I.C DEC 74175	1910651	28
3	E33, E64, E65	I.C DEC 70174	1910652	29
4	E35, E41, E42, E43	I.C DEC 74157	1910655	30
1	E49	I.C DEC 74155	1910656	31
1	E54	I.C DEC 74123	1910936	32
14	R28, R29, R30, R31, R32, R33, R25, R11, R24, R15, R16, R19, R22, R36	RES 1K 1/4W 5%	1300345	33
1	R37	RES 2K 1/4W 5%	1300432	34
1	R17	RES 3.3K 1/4W 5%	1300439	35
1	R34	RES 10K 1/4W 5%	1300479	36

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.

REV.	DATE	BY	CHKD
A	11/20/75	George Swartz	
B	3/16/75		
C	3-10-75		
D	2-10-75		

DEC NO.	EIA NO.	DEC NO.	EIA NO.

SEMICONDUCTOR CONVERSION CHART

ETCH BOARD REV. B

DATE 1/20/75

DATE 3/16/75

DATE 3-10-75

DATE 2-10-75

digital

TITLE UNIBUS DATA AND NPR CONTROL

SIZE CODE DCS M7837-0-1

NUMBER 1

REV. C

SHEET 1 OF 11

ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED.
 DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
 DIMENSIONS ARE TO FACE UNLESS OTHERWISE SPECIFIED.
 DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
 DIMENSIONS ARE TO FACE UNLESS OTHERWISE SPECIFIED.


2	R2, R3, R4, R5	RES 150K 1/4 W 5%	1301322	57
3	R6, R7, R8	RES 750K 1/4 W 5%	1301401	55
3	R9, R13, R20	RES 390K 1/4 W 5%	1300309	54
1	R7	RES 2.21K 1/2 W 1% RN60	1312437	40
1	R55	RES 18K 1/4 W 5%	1302965	41
2	R6, R7	RES 2.79K 1/4 W 1% RN55	1309868	42
1	R26	RES 9.7K 1/4 W 5%	1300447	43
3	R49, R48, R49	RES 220-2 1/4 W 5%	1300271	44
1	R16	RES 100R 1/4 W 5%	1300229	45
5	R1, R40, R41, R5, R8	RES 330R 1/4 W 5%	1300295	46
2	R27, R12	RES 6.8K 1/4 W 5%	1301423	47
2	R9, R38	RES 470R 1/4 W 5%	1300316	43
1	R10	RES 47K 1/4 W 5%	1302177	49
1	R21	RES 1.5K 1/4 W 5%	1300341	50
1		SWITCH RAIL (REF. 5 POS)	1211254-04	51
1	E19	SOCKET GLASS	1209538	52
1	S1	SWITCH ROCKER DIP	1211164-04	53
2	DL1, DL2	DELAY LINE 30NS	1605528	54
2	DL4, DL5	DELAY LINE 50NS	1609428	55
1	DL3	DELAY LINE 100NS	1609559	56
1		HANDLE HEX	1212711-02	57
12		EYELET	7006732	58
1	WI	JUMPER INSULATED	9009185	59
1	E21	I.C. DEC 74193	1910018	60
2	E55, E57	I.C. DEC 3341	2111185	61
1	C114	CAP, 68PF, 100V, 5%	1000014	62
2	E39, E46	I.C. DEC 7432	1911521	63
A/R		WIRE, #30AWG INSULATED	9105740	64
1	R47	RES 15K 1/4 W 5%	1300496	65

REVISIONS		
CHK	CHANGE NO	REV

TITLE	UNIBUS DATA AND NPR CONTROL	SIZE/CODE	DCS	NUMBER	M7837-0-1	REV.	0
SCALE		SHEET	2	OF	11	DIST.	

DCS M7837-0-1



1. DRAWING AND SPECIFICATIONS, HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

DCS M7837-0-1

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	UNIBUS DATA & NPR CONTROL (02-2)	SIZE CODE	D	NUMBER	DCSM7837-0-1	REV.	C
SCALE	1/1	SHEET	4	OF	11	DIST.	

REV. C
NUMBER DCSM7837-0-1


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



- BR2 D2-3 BUF DATA 15 H
- CF2 D2-3 BUF DATA 14 H
- CE1 D2-3 BUF DATA 13 H
- CB2 D2-3 BUF DATA 12 H
- BRI D2-3 BUF DATA 11 H
- CD1 D2-3 BUF DATA 10 H
- CF1 D2-3 BUF DATA 09 H
- BS1 D2-3 BUF DATA 08 H

REVISIONS		
CHK	CHANGE NO.	REV.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY ITEMS WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	UNIT BUS DATA	SIZE CODE	NUMBER	REV.
	NPR CONTROL (D2-6)	DCS	M7837-0-1	C
SCALE	SHEET	OF	DIST.	
	8	11		

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION





REVISIONS		
CHK	CHANGE NO.	REV.

DCS M7837-0-1 C

NOTES:
1. LOCATION E4 & E16 ARE SPARES

1	E9C	I.C. DEC 74S175	1910957	52
1		HANDLE ASSY.	1210711-2	53
12		EYELET, HANDLE	9006732	54
1	E4	PROM	23185A2	55
1	E11	PROM	23186A2	56
1	E17	PROM	23187A2	57
1	E24	PROM	23188A2	58
1	E30	PROM	23189A2	59
1	E36	PROM	23190A2	60
1	E43	PROM	23191A2	61
1	E55	PROM	23192A2	62
2	W1, W2	JUMPER, INSULATED	9029185	63
A/R		WIRE #30AWG INSULATED	9105740	64

REF	COORDINATE HOLE LOCATION	K CO-M7838-0-4
REF	ASSY DRILLING HOLE LAYOUT	D-AH-M7838-0-5
REF	MODULE ECO HISTORY	B-MH-M7838-0-6
1	ETCHED CIRCUIT BOARD	5010978
1	C121	CAP 10PF 100V 5% PA
2	C120, C123	CAP 100PF 100V 5% DW
1	C122	CAP 1000PF 100V 5%
110	C1-C110	CAP .01UF 100V 20%
6	C114-C119	CAP 68UF 35V 10% TANT
3	R24, 29, 30	RES. 330 OHM, 1/4W 5%
2	R25, 28	RES. 470 OHM, 1/4W 5%
39	R1-16, 27, 32, 33, 36, 37, 38-55	RES. 1K, 1/4W 5%
1	R34	RES. 3.3K, 1/4W 5%
1	R23	RES. 4.7K, 1/4W 5%
3	R18, 20, 22	RES. 390 OHM, 1/4W 5%
1	R26	RES. 15K, 1/4W 5%
3	R17, 19, 21	RES. 180 OHM, 1/4W 5%
1	R31	RES. 750 OHM, 1/4W 5%
1	R35	RES. 5.6K, 1/4W 5%
2	DL2, DL3	DELAY LINE 30NS
2	DL1, DL4	DELAY LINE 100NS
1	CR1	20MHZ OSCILLATOR 14 PIN DIP
1	CR2	5.068 MHZ OSCILLATOR 14 PIN DIP
5	E58, 15, 22, 23, 25	I.C. DEC 7474
2	E47, 78	I.C. DEC 7400
1	E2	I.C. DEC 7420
2	E97, 102	I.C. DEC 7430
4	E31, 37, 49, 56	I.C. DEC 7401
2	E85, 91	I.C. DEC 7402
1	E105	I.C. DEC 7492
2	E100, 106	I.C. DEC 7493
2	E59, 96	I.C. DEC 74H00
1	E95	I.C. DEC 74H11
2	E33, 53	I.C. DEC 8640
3	E84, 88, 89	I.C. DEC 74S74
5	E5, 25, 54, 77, 75	I.C. DEC 7404
1	E21	I.C. DEC 7442
1	E27	I.C. DEC 8881
3	E9, 10, 86	I.C. DEC 8815
5	E61, 65, 67, 72, 74	I.C. DEC 74193
1	E86	I.C. DEC 7437
2	E52, 71	I.C. DEC 74150
3	E92, 29, 34	I.C. DEC 7408
4	E8, 12, 98, 103	I.C. DEC 74121
1	E101	I.C. DEC 74181
10	E3, 14, 42, 44, 46, 48, 50, 54, 60, 62	I.C. DEC 74175
1	E73	I.C. DEC 74174
9	E18, 45, 51, 57, 63, 68, 69, 80, 107	I.C. DEC 74157
4	E35, 40, 41, 83	I.C. DEC 74155
19	E6, 7, 13, 19, 20, 26, 32, 38, E39, 70, 76, 81, 82, 87, 93, 94, E99, 104, 108	I.C. DEC 3106
1	E79	I.C. DEC 74H10



IC TYPE	GND	+5V
8640	1	8
7492	10	3
7492	10	5

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

IC PIN LOCATIONS

FIRST USED ON OPTION MODEL
DVII-AA

ETCH BOARD REV **B**

DRN: *K. Davis* DATE: 11-6-75
 CHK: *[Signature]* DATE: 11-10-75
 ENG: *[Signature]* DATE: 11-10-75
 PROD: *[Signature]* DATE: 11-10-75

digital EQUIPMENT CORPORATION


TITLE: **ROM, RAM AND BRANCH**

SIZE CODE: **DCS M7838-0-1** NUMBER: **B** REV: **B**

SCALE: **NONE** SHEET: **1** OF **12**

SEMICONDUCTOR CONVERSION CHART

THIS DRAWING AND SPECIFICATIONS, HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ROM, RAM & BRANCH (D3-1)	SIZE CODE	D CS	NUMBER	M7838-0-1	REV.	B
SCALE		SHEET	2	OF	12	DIST.	

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTE P.N DVZ IS ASSIGNED PIN "1-2ALUA-3" BUT IS NOT USED ON THIS BOARD




REVISIONS		
CHK	CH - GE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-2)	DCSM7838-0-1		B
SCALE	SHEET 3 OF 12	DIST.	

DRAWING NUMBER DCSM7838-0-1

8 7 6 5 4 3 2 1


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

D CS M7836-1


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ROM, RAM & BRANCH (D3-4)	SIZE CODE	D	NUMBER	CSM7836-0-1	REV.	B
SCALE	←→	SHEET	5	OF	12	DIST.	

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971 DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-5)	D CS	M7838-7-1	B
SCALE	SHEET 6 OF 12	DIST.	

DCS M 7838-7-1
 REV. B


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1972, DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-6)	D C S	M7438-0-1	B
SCALE - / /	SHEET 7 OF 12	DIST.	

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	INSTRUCO	NUMBER	REV.
ROM, RAM & BRANCH (D3-8)	DCS	M7838-0-1	B
SCALE	SHEET 9 OF 12	DWT.	

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION





REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	RCM, RAM & BRANCH (D3-9)	SIZE CODE	D CS M7R3E-0-1	NUMBER		REV.	B
SCALE		SHEET	10	OF	12	DIST.	


REV. B
NUMBER
DCS M7R3E-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ROM, RAM & BRANCH (D3-11)	SIZE CODE	D CSM7838-0-1	NUMBER		REV.	B
SCALE	1/1	SHEET	12 OF 12	DIST.			


SIZE CODE NUMBER
 DCSM7838-0-1

ALL DIMENSIONS ARE IN MILLIMETERS UNLESS OTHERWISE SPECIFIED. THIS DRAWING IS THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.

NOTES:



REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
REF		X-Y COORDINATE HOLE LOCATION	K-CO-M7839-0-4	1
REF		ASSY HOLE DRILLING LAYOUT	D-AH-M7839-0-5	2
REF		MODULE ECO HISTORY	B-MH-M7839-0-6	3
1		ETCHED CIRCUIT BOARD	5010983	4
1	C96	CAP 68 PF, 100V, 5%	1000014	5
12	C81-92	CAP 470 PF, 100V, 5%	1000024	6
1	C97	CAP 1000PF, 100V, 5%	1000042	7
83	C93, 94, 95, C1-77, 99, 79, 80	CAP .01 UF, 100V DISC	1001610-01	8
7	C98, 100-C105	CAP 6.8 UF, 35V, 10%	1005306	9
1	D4	DIODE 1N752A	1102808	10
4	D1, 2, 3, 5	DIODE D872	1105275	11
3	D6, 7, 8	DIODE 1N4004	1105796	12
1	J1	CONN. 40 PIN	1208941	13
4	SW1, SW2, SW3, SW4	DIPSWITCH 8-POS	1211164-04	14
4		DIPSWITCH COVER 8-POS	1211284-04	15
1	R57	RES. 220, 1/4W, 5%	1300271	16
1	R7	RES. 330, 1/4W, 5%	1300295	17
1	R58	RES. 470, 1/2W, 5%	1300315	18
11	R5, 6, 30, 39-44, 26, 27	RES. 1K, 1/4W, 5%	1300385	19
35	R8-THRU 25, 28, 29, 31 THRU 34, 45 THRU 56	RES. 10K, 1/4W, 5%	1300479	20
4	R1 THRU R4	RES. 10, 1/4W, 5%	1301317	21
1	R8	RES. 750, 1/4W, 5%	1301401	22
4	R35 THRU 38	RES. 7.5K, 1/4W, 5%	1301422	23
1	Q1	TRANSISTOR 2904	1501742	24
1	Q2	TRANSISTOR 6534D	1503409	25
4	E21, 33, 17, 23	DEC I.C. 7400	1905575	28
3	E64, 8, 9	DEC I.C. 7450	1905580	27
3	E1, 12, 3	DEC I.C. 7402	1909004	28
3	E39, 25, 34	DEC I.C. 74H11	1909287	29
10	E89, 65, 43, 32, 28, 51, 58, 60, 27, 38	DEC I.C. 7474	1905547	30
3	E41, 54, 10	DEC I.C. 7404	1909688	31
4	E70, 71, 74, 67	DEC I.C. 8881	1909705	32
1	E2	DEC I.C. 8242	1909712	33
3	E61, 76, 30	DEC I.C. 7417	1909829	34
2	E52, 58	DEC I.C. 74157	1910655	35
9	E68, E38, 44, 48, 42, 62, 45, 49, 22	DEC I.C. 74153	1909937	36
1	E63	DEC I.C. 7437	1910001	37
5	E18, 35, 29, 31, 13	DEC I.C. 7408	1910195	38
2	E26, 6	DEC I.C. 1488	1910322	39
3	E5, 16, 11	DEC I.C. 1489	1910323	40
5	E14, 19, 20, 24, 75	DEC I.C. 74123	1910436	41
1	E7	DEC I.C. 74175	1910651	42
4	E47, 57, 53, 72	DEC I.C. 74155	1910656	43
2	E15, 4	DEC I.C. 7432	1911521	44
4	E50, 37, 46, 40	DEC I.C. PR1472B SAR	2111558	45
4	E88, 73, 59, 55	DEC I.C. PT1482B SAT	2111557	46
1		TRAN COVER	9008351-0	47
1		HANDLE ASSY	1210711-2	48
12		EYELET	9008732	49
A/R		WIRE # 30 AWG GREEN	9105740-55	50



IC TYPE	GND	+5V	+V	-12
DEC 74157	B	16		
DEC 74123	B	16		
DEC 74153	B	16		
DEC 74155	B	16		
DEC 74175	B	16		
PR1472B SAR	20	1	-	16
PT1482B SAT	21	1	-	16
DEC 1488	7	-	14	1

CHK	ORIGINATED	CHANGE NO	REV	REVISIONS
	J. MCNAMARA		A	
			B	

DEC NO	EIA NO	DEC NO	EIA NO

DRN	DATE
CHKD	11/10/75
ENG	11/10/75
PROL ENG	11/10/75
PROD	11/10/75

digital EQUIPMENT CORPORATION
 TITLE: SYNC MUX LINE CARD
 SCALE: NONE
 SHEET 1 OF 9
 DIST.:


"THIS DRAWING AND SPECIFICATIONS HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

BERG PINNING CHART

J	SIGNAL
A	GROUND
E	DCE SCR 00
C	GROUND
D	DCE SCR 01
E	GROUND
F	DCE SCR 02
H	GROUND
J	DCE SCR 03
K	GROUND
L	EIA RCV DATA 00
M	GROUND
N	EIA RCV DATA 01
P	GROUND
F	EIA XMIT DATA 00
S	GROUND
T	EIA XMIT DATA 01
U	GROUND
V	DTE SCTE 00
W	GROUND
X	DTE SCTE 01
Y	DTE SCTE 02
Z	GROUND
AA	DTE SCTE 03
BB	GROUND
CC	EIA XMIT DATA 02
DD	GROUND
EE	EIA XMIT DATA 03
FF	GROUND
HH	EIA RCV DATA 02
JJ	GROUND
KK	EIA RCV DATA 03
LL	GROUND
MM	DCE SCT 03
NN	GROUND
PP	DCE SCT 02
RR	GROUND
SS	DCE SCT 01
TT	GROUND
UU	DCE SCT 00
VV	GROUND


PARAMETER SWITCH SETTINGS					
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING	
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	ON
	SELECT A	S2	4	2400 BAUD	ON
FULL / HALF DUPLEX	HD3	S2	5	4800 BAUD	OFF
	HD2	S2	6	9600 BAUD	OFF
	HD1	S2	7	ON	ON
PARITY	PI	S1	1	NO PARITY	OFF
	EPE	S1	2	ODD PARITY	ON
CHARACTER LENGTH	WLS1	S1	3	EVEN PARITY	ON
	WLS2	S1	4	8 BITS / CHAR	OFF
				7 BITS / CHAR	ON
				6 BITS / CHAR	OFF
SYNC REQUIREMENT	1 SYNC 00	S1	5	5 BITS / CHAR	ON
	1 SYNC 01	S1	6	1 SYNC REQUIREMENT	OFF
	1 SYNC 02	S1	7	2 SYNC REQUIREMENT	ON
	1 SYNC 03	S1	8		ON
SYNC SELECT				ONE	OFF
				ZERO	ON
LCR10=0	SYNCA	S4	8		OFF
LCR10=1	SYNCB	S3	8		OFF

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RMS2	NO CONNECTION
	RMS3	NO CONNECTION



NOTES:

- SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT
- FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS
- PIN 10 IS AN ASSIGNMENT BACKPLANE SIGNAL. TRAN DATA 22 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
- PIN 3M1 IS AN ASSIGNMENT BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.



D3-5 230.4 KB H BM1
(SEE NOTE 4)


REVISIONS		
CHK	CHANGE NO.	REV.

(CHARTS, SWITCHES AND SYNC SELECTOR)

TITLE	SIZE CODE	NUMBER	REV.
SYNC MUX LINE CARD (D4-1)	DCS	M7839-0-1	B
SCALE	SHEET 2 OF 3	DIST.	

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

D4-2 CARD PARAMETER SELECT #1-#3 L D42




REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, INIT AND TRAN DATA)			TITLE	SIZE CODE	NUMBER	REV.
			SYNC MUX LINE CAPD (D4-2)	DCS	M7839-0-1	B
SCALE	SHEET 3 OF 9	DIST.				

SIZE CODE NUMBER DCS M7839-0-1 REV. B


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



- 13 STBI STE0
- 12 C1
- 11 E1
- 10 A1
- 7 74153 DC E6B
- 4 FD2 C0
- 5 B0
- 6 A0
- 51 S0
- 2 17

BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833


REVISIONS		
CHK	CHANGE NO.	REV.



REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 00 AND 01)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MUX LINE CARD (1+4)	D	CSM7839-0-1	B
SCALE	SHEET 5 OF 9	DIST.			

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 02 AND 03)

TITLE	SIZE CODE	NUMBER	REV.
SYNC MUX LINE CARD (D4-5)	DCS	M7839-0-1	B
SCALE	SHEET	OF	DIST.
	6	9	

REV. B
NUMBER
DCS M7839-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		SIZE CODE	NUMBER	REV.
SYNC MUX LINE C-RD (D4-6)		D	CS M7839-0-1	B
SCALE	SHEET 7 OF 9	DWT.		

REV. B. NUMBER CS M7839-0-1


"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		SIZE CODE	NUMBER	REV.
SYNC MUX LINE CARD (A-T)		DCS	M7839-0-1	B
SCALE	SHEET	OF	DIST.	
	8	8		

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1972 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECVDATA MUX S AND TMARK DECODER)

TITLE	SIZE CODE	NUMBER	REV.
SYNC MUX LINE CARD (D4-2)	DCS	M7839-0-1	B
SCALE	SHEET	OF	DIST.
	9	9	

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTES:



- 1 SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT
- 2 FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS
3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

BERG PINNING CHART

J1	SIGNAL
A	GROUND
B	DCE SCR 00
C	GROUND
D	DCE SCR 01
E	GROUND
F	DCE SCR 02
H	GROUND
J	DCE SCR 03
K	GROUND
L	EIA RCV DATA 00
M	GROUND
N	EIA RCV DATA 01
P	GROUND
R	EIA XMIT DATA 00
S	GROUND
T	EIA XMIT DATA 01
U	GROUND
V	DTE SCTE 00
W	GROUND
X	DTE SCTE 01
Y	DTE SCTE 02
Z	GROUND
AA	DTE SCTE 03
BB	GROUND
CC	EIA XMIT DATA 02
DD	GROUND
EE	EIA XMIT DATA 03
FF	GROUND
HH	EIA RCV DATA 02
JJ	GROUND
KK	EIA RCV DATA 03
LL	GROUND
MM	DCE SCT 03
NN	GROUND
PP	DCE SCT 02
RR	GROUND
SS	DCE SCT 01
TT	GROUND
UU	DCE SCT 00
VV	GROUND

PARAMETER SWITCH SETTINGS					
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING	
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	ON
	SELECT A	S2	4	2400 BAUD	ON
FULL / HALF DUPLEX	HD 03	S2	5	4800 BAUD	OFF
	HD 02	S2	6	9600 BAUD	OFF
	HD 01	S2	7	FULL DUPLEX	ON
	HD 00	S2	8	HALF DUPLEX	ON
PARITY	PI	S1	1	NO PARITY	OFF
	EPE	S1	2	ODD PARITY	ON
				EVEN PARITY	ON
CHARACTER LENGTH	WLS1	S1	3	8 BITS / CHAR	OFF
	WLS2	S1	4	7 BITS / CHAR	ON
				6 BITS / CHAR	OFF
				5 BITS / CHAR	ON
SYNC REQUIREMENT	1 SYNC 00	S1	5	1 SYNC REQUIREMENT	OFF
	1 SYNC 01	S1	6	2 SYNC REQUIREMENT	ON
	1 SYNC 02	S1	7		ON
	1 SYNC 03	S1	8		ON
SYNC SELECT				ONE	ZERO
LCR10=0	SYNCA	S4	1	OFF	ON
LCR10=1	SYNCB	S3	1	OFF	ON

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RM51	GROUND
	RM52	NO CONNECTION
	RM53	NO CONNECTION




(CHARTS SWITCHES AND SYNC SELECTOR)

DRN. <i>[Signature]</i>	FIRST USED ON	digital
CHKD. <i>[Signature]</i>	DVII	
ENG. <i>[Signature]</i>	TITLE	SYNC MUX LINE CARD
PROJ. ENG. <i>[Signature]</i>		LINES 00-03
PROD. <i>[Signature]</i>		(D4-1)
NEXT HIGHER ASSY.	SIZE CODE	NUMBER
B 00-DVII-0	D BS	DVII 0-10
SCALE	SHEET	OF 8

REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE SYNC MUX LINE CARD LINES 00-03 (D4-2)		SIZE CODE D BS	NUMBER DV11-0-10	REV.
SCALE	SHEET 2	OF 8	DWT.	

REV. DV11-0-10

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




D3-5 9600 BAUD FF2 3
 D3-5 4800 BAUD FE2 4
 D3-5 2400 BAUD FD2 5
 D3-5 1200 BAUD FDI 6

BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 00 AND 01)		TITLE SYNC MUX LINE CARD	SIZE CODE DRS	NUMBER DVII-0-10	REV.
LINES 00-03 (D4-4)		SCALE	SHEET 4 OF 8	DIST.	

REV. DVII-0-10

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 02 AND 03)			
TITLE SYNC MUX LINE CARD			
LINES 00-03 (D4-5)			
SIZE CODE	NUMBER	REV.	
D BS	DVII-0-10		
SCALE	SHEET 5 OF 8	DIST.	

REV. NO. DVII-0-10

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS																	
CHK	CHANGE NO.	REV.															

(RECEIVERS 00 AND 01, RESYNC)										TITLE SYNC MUX LINE CARD		SIZE CODE		NUMBER		REV.
										LINS 00-03		DBS		DV11-0-10		
										SCALE		SHEET 6 OF 8		DST.		


REV. NUMBER DV11-0-10
D B S

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECV DATA MUX S AND TMARK DECODER)		TITLE SYNC MUX LINE CARD	SIZE CODE	NUMBER	REV.
LINES 00-03		(04-8)	DBS	DVII-0-10	
SCALE	SHEET 8 OF 8	DIST.			

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTES:



- SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT
- FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS
- PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
- PIN BM1 IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

BERG PINNING CHART

J1	SIGNAL
A	GROUND
B	DCE SCR 04
C	GROUND
D	DCE SCR 05
E	GROUND
F	DCE SCR 06
H	GROUND
J	DCE SCR 07
K	GROUND
L	EIA RCV DATA 04
M	GROUND
N	EIA RCV DATA 05
P	GROUND
R	EIA XMIT DATA 04
S	GROUND
T	EIA XMIT DATA 05
U	GROUND
Y	DTE SCTE 04
W	GROUND
X	DTE SCTE 05
Y	DTE SCTE 06
Z	GROUND
AA	DTE SCTE 07
BB	GROUND
CC	EIA XMIT DATA 06
DD	GROUND
EE	EIA XMIT DATA 07
FF	GROUND
HH	EIA RCV DATA 06
JJ	GROUND
KK	EIA RCV DATA 07
LL	GROUND
MM	DCE SCT 07
NN	GROUND
PP	DCE SCT 06
SS	DCE SCT 05
TT	GROUND
UU	DCE SCT 04
VV	GROUND

FUNCTION		SW PACK	SW NO	PARAMETER/SETTING			
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD
	SELECT A	S2	4	ON	ON	OFF	OFF
FULL / HALF DUPLEX	HD 07	S2	5	FULL DUPLEX		HALF DUPLEX	
	HD 06	S2	6	ON	ON	OFF	OFF
	HD 05	S2	7	ON	ON	OFF	OFF
	HD 04	S2	8	ON	ON	OFF	OFF
PARITY	PI	S1	1	NO PARITY	ODD PARITY	EVEN PARITY	
	EPE	S1	2	OFF	ON	ON	
				OFF	ON	OFF	
CHARACTER LENGTH	WLS1	S1	3	8 BITS/CHAR	7 BITS/CHAR	6 BITS/CHAR	5 BITS/CHAR
	WLS2	S1	4	OFF	ON	OFF	ON
				OFF	ON	OFF	ON
				OFF	ON	OFF	ON
SYNC REQUIREMENT	1 SYNC 04	S1	5	1 SYNC REQUIREMENT		2 SYNC REQUIREMENT	
	1 SYNC 05	S1	6	OFF	ON	ON	
	1 SYNC 06	S1	7	OFF	ON	ON	
	1 SYNC 07	S1	8	OFF	ON	ON	
SYNC SELECT				ONE	ZERO		
LCR10=0	SYNCA	S4	1	OFF	ON		
			8				
LCR10=1	SYNCB	S3	1	OFF	ON		
			8				


FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RMS2	NO CONNECTION
	RMS3	NO CONNECTION



D3-5 230.4 KB H BM1
(SEE NOTE 4)

DATE	4/1/74	FIRST USED ON	DV11
CHK		TITLE	digital
ENG		SYNC MUX LINECARD	
PROJ ENO		LINES 04 - 07	
PROD		(D4-1)	
NEXT HIGHER ASSY.		SIZE CODE	NUMBER
F-33 DV11-0		D BS	DV11-0-11
SCALE		DIST.	
SHEET 1 OF 6			

REVISIONS		
CHK	CHANGE NO.	REV.




THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

REVISIONS			TITLE		SIZE/	NUMBER	REV.
CHK	CHANGE NO.	REV.	SYNCH MUX LINE CARD		D BS	DVII-0-11	
			LINES 04-07				
			SCALE	SHEET 2 OF 8	DIST.		

REV. A
REV. B
REV. C
REV. D
REV. E
REV. F
REV. G
REV. H
REV. I
REV. J
REV. K
REV. L
REV. M
REV. N
REV. O
REV. P
REV. Q
REV. R
REV. S
REV. T
REV. U
REV. V
REV. W
REV. X
REV. Y
REV. Z

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

11-0-11A0 2



BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833


(CLOCK SOURCE AND SELECTION)

TITLE SYNC MUX LINE CARD
 LINES φ4 φ7 (φ4-3)
 SCALE 1:1 SHEET 3 OF 8
 SIZE CODE D BS
 NUMBER DV11-0-11
 REV.

REVISIONS		
CHK	CHANGE NO.	REV.

REV. 11-0-11A0-11

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 04 AND 05)		TITLE SYNC MIX LINE CARD	SIZE CODE	NUMBER	REV.
		LINES 24 - 07 (D4-4)	D BS	DV11-0-11	
SCALE	SHEET 4 OF 8	DIST.			

DATE CODE D BS DV11-0-11

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 06 AND 07)


TITLE	SYNC MIX LINE CARD	SIZE CODE	D BS	NUMBER	DVII-0-11	REV.	
LINES	04-07	(04-5)					
SCALE		SHEET 5	OF 8	DIST.			

REV. NUMBER DVII-0-11

B

A


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 04 AND 05, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE CODE D BS	NUMBER DVII-0-11	REV. 1
LINES 04-07		(D4-6)	SHEET 6 OF 8		
SCALE		DIST.			

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION"




- RR9 7
- RR8 8 D4-7 RR8 06
- RR7 9 D4-7 RR7 06
- RR6 10 D4-7 RR6 06
- RR5 11 D4-7 RR5 06
- RR4 12 D4-7 RR4 06
- RR3 13 D4-7 RR3 06
- RR2 14 D4-7 RR2 06
- RR1 15 D4-7 RR1 06
- PF 29 D4-7 PE 06
- OE 27 D4-7 OE 06

- RR9 7
- RR8 8 D4-7 RR8 07
- RR7 9 D4-7 RR7 07
- RR6 10 D4-7 RR6 07
- RR5 11 D4-7 RR5 07
- RR4 12 D4-7 RR4 07
- RR3 13 D4-7 RR3 07
- RR2 14 D4-7 RR2 07
- RR1 15 D4-7 RR1 07
- PE 29 D4-7 PE 07
- OE 27 D4-7 OE 07

REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE SYNC MUX LINE CARD LINES 74-77		SIZE CODE D4-8	NUMBER DBS DVII-0-11	REV.
SCALE	SHEET 6 OF 6	DIST.		


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

BERG PINNING CHART


J1	SIGNAL
A	GROUND
B	DCE SCR 28
C	GROUND
D	DCE SCR 09
E	GROUND
F	DCE SCR 10
H	GROUND
J	DCE SCR 11
K	GROUND
L	EIA RCV DATA 08
M	GROUND
N	EIA RCV DATA 09
P	GROUND
R	EIA XMIT DATA 28
S	GROUND
T	EIA XMIT DATA 29
U	GROUND
V	DTE SCTE 08
W	GROUND
X	DTE SCTE 09
Y	DTE SCTE 10
Z	GROUND
AA	DTE SCTE 11
BB	GROUND
CC	EIA XMIT DATA 10
DD	GROUND
EE	EIA XMIT DATA 11
FF	GROUND
HH	EIA RCV DATA 10
JJ	GROUND
KK	EIA RCV DATA 11
LL	GROUND
MM	DCE SCT 1
NN	GROUND
PP	DCE SCT 10
RR	GROUND
SS	DCE SCT 09
TT	GROUND
UU	DCE SCT 08
VV	GROUND

FUNCTION		SW PACK	SW NO	PARAMETER/SETTING			
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD
	SELECT A	S2	4	ON	OFF	OFF	OFF
FULL / HALF DUPLEX	HD 13	S2	5	ON	ON	OFF	OFF
	HD 24	S2	6	ON	ON	OFF	OFF
	HD 27	S2	7	ON	ON	OFF	OFF
	HD 28	S2	8	ON	ON	OFF	OFF
PARITY	PI	S1	1	NO PARITY	ODD PARITY	EVEN PARITY	
	EPE	S1	2	OFF	ON	ON	
				OFF	ON	OFF	
CHARACTER LENGTH	WLS1	S1	3	8 BITS/CHAR	7 BITS/CHAR	6 BITS/CHAR	5 BITS/CHAR
	WLS2	S1	4	OFF	ON	OFF	ON
				OFF	ON	OFF	ON
				OFF	ON	OFF	ON
SYNC REQUIREMENT	1 SYNC 08	S1	5	OFF	ON	ON	
	1 SYNC 09	S1	6	OFF	ON	ON	
	1 SYNC 10	S1	7	OFF	ON	ON	
	1 SYNC 11	S1	8	OFF	ON	ON	
SYNC SELECT	LCR10=0	SYNCA	S4	OFF	ON		
	LCR10=1	SYNCB	S3	OFF	ON		

FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	GROUND
	MS2	NO CONNECTION
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RMS2	NO CONNECTION
	RMS3	NO CONNECTION



NOTES:
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.
 3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7833 CIRCUITRY IS CONNECTED TO IT.
 4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.



D3-5 230.4 KB H BMI
(SEE NOTE 4)


(CHARTS, SWITCHES AND SYNC SELECTOR)

REVISIONS		
CHK	CHANGE NO.	REV.

DRW: [Signature]	FIRST USED ON: DVII	digital
CHK: [Signature]	TITLE: SYNC MUX LINE CABLE LINES 08-11 (D4-1)	
ENG: [Signature]	SIZE CODE: D BS	NUMBER: DVII-0-12
PROJ. ENG: [Signature]	SCALE: [Blank]	SHEET: 1 OF 8
PROD: [Signature]	DIST: [Blank]	

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

D4-2 CARD PARAMETER SELECT 25-11 L DW2




REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, INIT AND TRAN DATA)		TITLE SYNC MUX LINE CARD	SIZE CODE D HS	NUMBER DVII-0-12	REV.
LINES 08-11 (D4-2)		SCALE	SHEET 2 OF 8	DIST.	

REV. DVII-0-12

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

21-0-1170 DES 2




REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 08 AND 09)

TITLE	SYNC MUX LINE CARD LINES 08-11	SIZE CODE	NUMBER	REV.
	(D4-4)	DES	DVII-0-12	
SCALE		SHEET	4 OF 8	DIST.

DESIGN NUMBER DS/DVII-0-12


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 10 AND 11)			TITLE SYNC MUX LINE CARD		SIZE CODE	NUMBER	REV.
			LINES 08-11		D BS	DV11-0-12	
SCALE	SHEET 5	OF 8	DIST.				


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 08 AND 09, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE CODE D BS	NUMBER DV11-0-12	REV.
SCALE	SHEET 6 OF 8	LINES 08 12	104-6)		


THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 0 AND 11; RESYNC)		SIZE CODE	NUMBER	REV.
TITLE SYNC MUX LINE CARD		D BS	DVII-0-12	
LINEF 00-11		(D-7)		
SCALE	SHEET 7 OF 8	DIST.		

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

REV. DVII-0-12



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTES:
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S5-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.
 3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7829 CIRCUITRY IS CONNECTED TO IT.
 4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

J1	SIGNAL
A	GROUND
B	DCE SCR 12
C	GROUND
D	DCE SCR 13
E	GROUND
F	DCE SCR 14
H	GROUND
J	DCE SCR 15
K	GROUND
L	EIA RCV DATA 2
M	GROUND
N	EIA RCV DATA 13
P	GROUND
R	EIA XMIT DATA 12
S	GROUND
T	EIA XMIT DATA 13
U	GROUND
V	DTE SCTE 12
W	GROUND
X	DTE SCTE 13
Y	DTE SCTE 14
Z	GROUND
AA	DTE SCTE 15
BB	GROUND
CC	EIA XMIT DATA 14
DD	GROUND
EE	EIA XMIT DATA 15
FF	GROUND
HH	EIA RCV DATA 14
JJ	GROUND
KK	EIA RCV DATA 15
LL	GROUND
MM	DCE SCT 15
NN	GROUND
PP	DCE SCT 14
RR	GROUND
SS	DCE SCT 13
TT	GROUND
UU	DCE SCT 12
VV	GROUND

FUNCTION		SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING			
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD	
	SELECT A	S2	4	ON	ON	OFF	OFF	
FULL / HALF DUPLEX	FULL DUPLEX				HALF DUPLEX			
	HD 15	S2	5	ON	ON	OFF	OFF	
	HD 14	S2	6	ON	ON	OFF	OFF	
	HD 13	S2	7	ON	ON	OFF	OFF	
PARITY	NO PARITY				ODD PARITY		EVEN PARITY	
	EPE	S1	1	OFF	ON	ON	ON	
	EPE	S1	2	OFF	ON	ON	ON	
	CHARACTER LENGTH	8 BITS / CHAR				7 BITS / CHAR		6 BITS / CHAR
SYNC REQUIREMENT	1 SYNC REQUIREMENT				2 SYNC REQUIREMENT			
	1 SYNC 12	S1	5	OFF	ON	ON	ON	
	1 SYNC 13	S1	6	OFF	ON	ON	ON	
	1 SYNC 14	S1	7	OFF	ON	ON	ON	
1 SYNC 15	S1	8	OFF	ON	ON	ON		
SYNC SELECT	ONE				ZERO			
LCR10=0	SYNCA	S4	1	OFF	ON	ON	ON	
LCR10=1	SYNCB	S5	1	OFF	ON	ON	ON	

FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RMS2	NO CONNECTION
	RMS3	NO CONNECTION



D3-5 230.4 KB H BMI
 (SEE NOTE 4)


DRN	CHK'D	ENG.	PROJ ENG.	PROD.	NEXT HIGHER ASSY.	E DQ DV11 0	SCALE	SHEET 1 OF 8
FIRST USED ON DV11						TITLE SYNC MUX LINE CARD LINES 12-15 (D4-1)		
SIZE CODE D BS						NUMBER DV11-0-13		
REV.						REV.		

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

D4-2 CARD PARAMETER SELECT 12-15 L DMZ


D
C
B
A

D
C
B
A



REVISIONS		
CHK	CHANGE NO.	REV.


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

REVISIONS		
CHK	CHANGE NO.	REV.

(CLOCK SOURCE AND SELECTION)
 TITLE SYNC MUX LINE CARD
 LINES 12-15 (D4-3)
 SCALE SHEET 3 OF 8
 SIZE CODE D BS
 NUMBER DV11-0-13
 REV.



THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.


REVISIONS		
CHK	CHANGE NO.	REV.

(MODE SELECTION, TRANSMITTERS 12 AND 13)

TITLE	SYNCH MUX LINE CARD	SIZE CODE	NUMBER	REV.
	LINES 12-15	(D4-1)	DES DV11-0-13	
SCALE	SHEET 4 OF 8	DIST.		


REV. NO. DV11-0-13

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 12 AND 13, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE/DOR	NUMBER	REV.
			D BS	DV11-0-13	
			SHEET 6 OF 8		

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 14 AND 15, RESYNC)
 TITLE SYNC MUX LINE CARD
 LINES 2-15 (D4-7) D BS DV11-0-13
 SCALE SHEET 7 OF 8 DIST.

REV. DV11-0-13

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


(RECV DATA MUX S AND TMARK DECODER)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MUX LINE CARD	DBS	DV11-0-13	
		LINES 12-15	(04-8)		
SCALE	SHEET 8 OF 8	DIST.			

8 7 6 5 4 3

1-0-EST-1000 2 1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. DIGITAL EQUIPMENT CORPORATION. COPYRIGHT © 1974.

NOTES:
1. INSERT ALL JUMPERS



REF	X-Y COORDINATE HOLE LOCATION	K-CO-5411153-0-4	1
REF	ASSY DRILLING HOLE LAYOUT	D-AH-5411153-0-5	2
REF	MODULE ECO HISTORY	B-UH-5411153-0-6	3
1	ETCHED CIRCUIT BOARD	5011152	4
7	WI-W9	41 97 160-01	5
4	J9-J12	1209941	6
8	J1-J8	1205386-01	7
16	SCREW LOCK ASSY	9008451	8


IC TYPE	GND	+5V
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE		
IC PIN LOCATIONS		

FIRST USED ON OPTION MODEL				PARTS LIST			
H317C				ETCH BOARD REV. A			
ORIGINATED	CHANGE NO.	REV.	REVISIONS	DRN	DATE	digital	
				George Blaylock	9-3-74		
				CHK'D.	DATE		
				ENG.	DATE		
				PROJ. ENGR.	DATE		
				PROD.	DATE		
NEXT HIGHER ASSY				D-11A-H317-0-0			
DEC. NO.	EIA NO.	DEC. NO.	EIA NO.	SCALE	OF	REV.	
				SHEET	OF	D	CS 5411153-0-1
SEMICONDUCTOR CONVERSION CHART				DIST. 1			

8 7 6 5 4 3 2 1

REV. NUMBER 5411153-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION. DIGITAL EQUIPMENT CORPORATION © 1974



REVISIONS		
CHK	CHANGE NO	REV

TITLE: DCS 541153-0-1
 DISTRIBUTION PANEL
 SCALE: ---
 SHEET 2 OF 3
 SIZE CODE: DCS
 NUMBER: 541153-0-1
 REV: *


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT © 1975

DIGITAL EQUIPMENT CORPORATION

This microprogram listing lists the 9 bit binary address of each micro instructions, followed by the 16 bit micro instruction as it would appear in the ROM DATA REGISTER (D3-2), followed by an explanation of the micro instruction. Contents of the ROM DATA REGISTER are the complement of the ROM chip outputs. Odd addresses reference one set of 4 ROM chips, even addresses reference the other set of 4 ROM chips.

BITS	ADDRESSES	PART NUMBER	ROM LIST
15-12	even	23-192A2	K-CS-M7838-Ø-15
11-8	even	23-191A2	K-CS-M7838-Ø-14
7-4	even	23-189A2	K-CS-M7838-Ø-12
3-0	even	23-190A2	K-CS-M7838-Ø-13
15-12	odd	23-185A2	K-CS-M7838-Ø-8
11-8	odd	23-186A2	K-CS-M7838-Ø-9
7-4	odd	23-188A2	K-CS-M7838-Ø-11
3-0	odd	23-187A2	K-CS-M7838-Ø-1Ø

Dagnostic DZDVC Test #1 compares ROM DATA REGISTER contents with this listing. Use the above table to determine which ROM is faulty. Bit 15 is at left end of word Bit Ø at right end.

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.			
DVII							
PARTS LIST							
DRN. <i>Robert Koppner</i>	DATE 3-31-75	 digital EQUIPMENT CORPORATION <small>MAYNARD, MASSACHUSETTS</small>					
CHK'D <i>Ed Roberts</i>	DATE 4-17-75						
ENG <i>John E. Hamann</i>	DATE 4-17-75						
PROJ. ENG. <i>John E. Hamann</i>	DATE 4-17-75						
PROD. <i>R. Wall</i>	DATE 4-17-75						
NEXT HIGHER ASSEMBLY B-DD-DVII-Ø		TITLE MICROPROGRAM LISTING					
SCALE ++					SIZE CODE KCS	NUMBER DVII-Ø-14	REV. A
SHEET 1	OF 13				DIST.		

REV. A
CHANGE NO. DVII - 00002
CHK <i>RE</i>

DEC FORM NO. DRB 109

); IDLE LOOP

```

00000000 0101000001000010
00000001 0011000001010100
00000010 0000001011100100
00000011 0000010000001010
00000100 0000001101000011
00000101 0010000000001011
00000110 0111000100101110
00000111 0111001000111010
000001000 0000010100101001
000001001 0000000100000000
    
```

```

ILOOP S/C 6;2 ;INCREMENT SCANNER
XFR ,5,4 ;MOVE MASTER SCAN TO RAM ADDRESS
BRA 2;TSERV ;TEST FOR TRANSMIT FLAG WAITING, IF YES BRANCH TO TRANSMIT SERVICE
BRA 4;RSERV ;TEST FOR RECEIVER FLAG WAITING, IF YES BRANCH TO RECEIVE FLAG SERV
BRA 3;SSERV ;TEST FOR RECEIVED CHARACTER WAITING, IF YES BRANCH TO RECEIVED CHA
ILOP2 RAM 0;0,13 ;OBTAIN LINE STATE
BRB 1;RSYNC ;TEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO RESYNCHRONIZE
BRB 2;TMRK ;TEST RAM OUTPUT 02 (XMIT GO), IF YES BRANCH TO CLEAR TMRK
ILOP5 BRA 5;ISERV ;TEST FOR CHARACTER DISPATCH PROCEED, (SCM 08) IF YES BRANCH T
BRA 1;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
    
```

); RECEIVE FLAG SERVICE (LINE STATE IS IN RAM OUTPUT)

```

000001010 0010000000001011
000001011 0111000000011110
000001100 0111110100001111
000001101 0101000000100010
000001110 0000000100000000
000001111 0010000000001010
000010000 0111000100011000
000010001 0010000000001011
000010010 0101000000010011
000010011 0010000110111011
000010100 0111111000010001
000010101 0101000000010011
000010110 0101000000010010
000010111 0000000100000000
000011000 0010000000001011
000011001 0101000000100111
000011010 0101000000001010
000011011 0010000110111011
000011100 0111111000011000
000011101 0000000100010101
    
```

```

RSERV RAM 0;0,13 ;OBTAIN LINE STATE
BRB 0;TESTX ;TEST RAM OUTPUT 00 (RECEIVER ACTIVE), IF YES BRANCH TO TESTX
BRB 15;S/ACT ;TEST MATCH DETECT, IF YES BRANCH TO SET ACTIVE
S/C 6;6 ;SET RESYNC PULSE;
BRA 1;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO ILOUP
S/ACT RAM 0;0,12 ;OBTAIN DLE/PROTOCOL
BRB 1;SACT2 ;TEST RAM 01 (STRIP LEADING SYNC), IF YES BRANCH TO SACT2
SACT1 RAM 0;0,13 ;OBTAIN LINE STATE
S/C 5;7 ;SET RAM OUTPUT 00 (RECEIVER ACTIVE)
RAM 1;13,13 ;WRITE NEW LINE STATE
BRB 10;SACT1 ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 1
CLRRF S/C 4;3 ;SET RECEIVE DATA ENABLE
S/C 4;2 ;CLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
BRA 1;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
SACT2 RAM 0;0,13 ;OBTAIN LINE STATE
S/C 5;7 ;SET RAM OUTPUT 00 (RECEIVER ACTIVE)
S/C 7;6 ;SET RAM OUTPUT 00 (STRIP SYNC ON)
RAM 1;13,13 ;WRITE NEW LINE STATE
BRB 10;SACT2 ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 2
BRA 1;CLRRF ;TEST FOR SURE TRUE, IF YES BRANCH TO CLRRF
    
```

```

000011110 0010000000001011
000011111 0111011000100001
000100000 0000000100100101
000100001 0111110100010101
000100010 0101000010000010
000100011 0010000110111011
000100100 0111111000001010
000100101 0101000000010011
000100110 0101000000010001
000100111 0101000000010010
000101000 0000000100000000
    
```

```

TESTX RAM 0;0,13 ;OBTAIN LINE STATE
BRB 6;TMD ;TEST RAM OUTPUT 06 (STRIP SYNC ON), IF YES BRANCH TO TMD
BRA 1;S/RDE ;TEST FOR SURE TRUE, IF YES BRANCH TO S/RDE
TMD BRB 15;CLRRF ;TEST MATCH DETECT, IF YES BRANCH TO CLRRF
S/C 7;2 ;CLEAR RAM OUTPUT 06 (STRIP SYNC ON)
RAM 1;13,13 ;WRITE NEW LINE STATE
BRB 10;RSERV ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO RSERV
S/RDE S/C 4;3 ;SET RECEIVE DATA ENABLE
S/C 4;1 ;SET SILO IN
S/C 4;2 ;CLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
BRA 1;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO ILOUP
    
```

); RECEIVE INTERRUPT RESPONSE SERVICE

```

000101001 0011000011000001
000101010 0001000000011111
000101011 0011000001100100
000101100 0101000000001110
000101101 0000000101100010
    
```

```

ISERV XFR ,14,1 ;MOVE SILO OUT TO A REGISTER
ALU 3;7 ;LET ALU RESULT = A REGISTER
XFR ,6,4 ;MOVE ALU RESULT 08-11 TO RAM ADDRESS REGISTER 00-03
S/C 3;6 ;CLEAR SC08
BRA 1;CTEST ;TEST FOR SURE TRUE, IF YES BRANCH TO CTEST
    
```

RESYNCHRONIZE (MASTER SCAN IS IN RAM AR, LINE STATE IS IN RAM OUTPUT)

000101110 0010000000001011
000101111 0101000000100011
000110000 0101000000100001
000110001 00100000110111011
000110010 011111000101110
000110011 0010000000001110
000110100 0101000010000100
000110101 0010000011011110
000110110 011111000110011
000110111 0101000001000110
000111000 0101000000010001
001111001 0000000100000101

RSYNC RAM 0:0,13 ;OBTAIN LINE STATE
S/C 5:3 ;CLEAR RAM OUTPUT 00 (RECEIVER ACTIVE)
S/C 5:1 ;CLEAR RAM OUTPUT 01 (RESYNCHRONIZE)
RAM 1:13,13 ;WRITE NEW LINE STATE
BRB 10,RSYNC ;TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
PSI RAM 0:0,16 ;OBTAIN LINE PROTOCOL
S/C 7:4 ;SET RAM OUTPUT 67
RAM 1:13,16 ;WRITE NEW LINE PROTOCOL
BRB 10,PSI ;TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
S/C 6:6 ;SET RESYNC PULSE
S/C 4:1 ;SET SILO IN
BRA 1:ILOP2 ;TEST FOR SURE TRUE, IF YES BRANCH TO ILOP2 (ILOOP +2)

CLEAR TMARK

000111010 0101000001000001
000111011 0000000100001000

TMARK S/C 6:1 ;CLEAR TMARK
BRA 1:ILOP5 ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP +5

TEST FOR RESYNC FLAG (LINE NUMBER IN RAM AR, CHARACTER IN ALU RESULT)

000111100 0000000000111110
000111101 0000000110000011
000111110 0010000000001110
001111111 0101000010000000
001000000 0010000011011110
001000001 011111000111110
001000010 0000000110000011

TFRF BRA 0:CRAM7 ;TEST BIT 15 OF ALU RESULT, IF YES BRANCH TO HERE +2
BRA 1:DISC ;TEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER
CRAM7 RAM 0:0,16 ;OBTAIN LINE PROTOCOL
S/C 7:0 ;CLEAR RAM OUTPUT 07 (RESYNCH FLAG NOT FOUND)
RAM 1:13,16 ;WRITE NEW LINE PROTOCOL
BRB 10,CRAM7 ;TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:DISC ;TEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER

RECEIVED CHARACTER SILO SERVICE

001000011 0000010100101001
001000100 0011000011000001
001000101 00010000000011111
001000110 0011000001100100
001000111 0010000000001011
001001000 0111000110000011
001001001 0010000000001110
001001010 0111011100111100
001001011 1000100010110001
001001100 0111011010111010
001001101 0111010110100101
001001110 0010000000000101
001001111 0111110010001100
001010000 0010000000001010
001010001 0111010101111110
001010010 0010000000001101
001010011 0011000010100010
001010100 0101000000010111
001010101 0011000011110001

SSERV BRA 5:ISERV ;TEST FOR SCROB (COULD HAVE SET BETWEEN 7 AND 9 INST OF ILOOP)
XFR ,14,1 ;MOVE SILO OUT TO A REGISTER
ALU 37 ;LET ALU RESULT = A REGISTER
XFR ,6,4 ;MOVE ALU RESULT 08-11 TO RAM ADDRESS REGISTER 00-03
RAM 0:0,13 ;OBTAIN LINE STATE
BRB 1:DISC ;TEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO DISCARD
RAM 0:0,16 ;OBTAIN LINE PROTOCOL
BRB 7:TFRF ;TEST RAM OUTPUT 07, IF YES BRANCH TO YES1 FOR RESYNC FLAG
BRA 10,POER ;TEST BITS 13, 12 OF ALU RESULTS, IF YES BRANCH TO PARITY/OVERRUN
BRB 6:TBC2 ;TEST RAM OUTPUT 06, IF YES BRANCH TO THIS IS BCC 2
BRB 5:TBC1 ;TEST RAM OUTPUT 05, IF YES BRANCH TO THIS IS BCC 1
RAM 0:0,5 ;OBTAIN RECEIVER BYTE COUNT
BRB 14,CRBC0 ;TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO CHARACTER RECEIVED WHILE
RAM 0:0,12 ;OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BRB 5:DDCMR ;TEST RAM OUTPUT 05, IF YES BRANCH TO DDCMP RECV
RAM 0:0,15 ;OBTAIN RECEIVER MODE BITS
ZETA XFR ,12,2 ;MOVE RAM OUTPUT DATA TRANSLATED 0-2/8-10 TO B REGISTER
S/C 4:7 ;CLEAR ALU RESULT UPPER BYTE
XFR ,17,1 ;MOVE ALU RESULT TO A REGISTER

001010110 0001000000001010
001010111 0011000011110010
001011000 0010000000001001
001011001 0011000010110001
001011010 0001000000001010
001011011 0011000011110011
001011100 0100000000000000
001011101 0111100101011101
001011110 0000011011011010
001011111 0111101011010111
001100000 0010000000001111
001100001 0010000110011111

ALU 20 ;LET ALU RESULTS = A PLUS B
XFR ,17,2 ;MOVE ALU RESULTS TO B REGISTER
RAM 0:0,11 ;OBTAIN RECEIVER CONTROL TABLE BASE ADDRESS
XFR ,13,1 ;MOVE RAM OUTPUT DATA TO A REGISTER (BASE ADDRESS)
ALU 20 ;LET ALU RESULTS = A PLUS B (EFFECTIVE ADDRESS)
XFR 1:17,3 ;MOVE ALU RESULTS TO NPR ADDRESS REGISTER
NPR ;DO NPR TO GET CONTROL BYTE
RBUS1 BRB 11,RBUS1 ;TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6:RNXMC ;TEST NXM, IF YES, BRANCH TO RECEIVER NXM / CONTROL BYTE
BRB 14,RMPEC ;TEST MEM PAR ERR, IF YES, BRANCH TO RECEIVER MPE/CONTROL BYTE
RAM 0:0,17 ;OBTAIN CONTROL BYTE STORAGE REGISTER (TO CLEAR INTERLOCK)
RAM 1:11,17 ;MOVE DATA REGISTER TO RAM AND WRITE CONTROL BYTE STORAGE REGISTER

CONTROL BYTE TESTS BEGIN (CHARACTER IS IN SILO OUT, CONTROL BYTE IS IN RAM 17)

001100010 0010000000001111
001100011 0011000010110010
001100100 0010000000001001
001100101 0010000101111101
001100110 1000101010101011
001100111 0000110010110111
001101000 0000110110000101

CTEST RAM 0:0,17 ;OBTAIN CONTROL BYTE STORAGE REGISTER
XFR ,13,2 ;MOVE RAM OUTPUT TO B REGISTER
ALU 5 ;LET ALU RESULT = B REGISTER
RAM 1:7,15 ;MOVE ALU RESULTS TRANSLATED 5-7/0-2 TO RAM (AND WRITE NEW MODE BITS)
BRA 14,CBINT ;TEST BIT 0 OF ALU RESULT, IF YES BRANCH TO CONTROL BYTE INTERRUPT
BRA 14,EBCC ;TEST BIT 02 OF ALU RESULT, IF YES BRANCH TO SET EXPECT MCC 1 NEXT
EPSIL BRA 10,RBCC ;TEST BIT 03 OF ALU RESULT, IF YES, BRANCH TO CALCULATE RECV B

RETURN FROM RECV BCC (CONTROL BYTE IS STILL IN ALU RESULT)

001101001 0000111210000011
001101010 0010000000000100
001101011 0011001110110011
001101100 0011000011000101
001101101 0100000000000000
001101110 0111100101101110
001101111 00001101110000
001110000 0010000000000101
001110001 0011000010110001
001110010 0001000000011111
001110011 0010000011110101
001110100 0111110011100000
001110101 0010000000000100
001110110 0011000010110001
001110111 0001000000111111
001111000 0010000211110100
001111001 0111110011101011
001111010 0010000000000101
001111011 0111110010001111
001111100 0101000000010000
001111101 0000000100000000

RBCC BRA 10,DISC ;TEST BIT 4 OF ALU RESULT, IF YES, BRANCH TO (BIT 4 SET = DISC)
RAM 0:0,4 ;OBTAIN RECEIVER CURRENT ADDRESS
XFR 0:13,3 ;MOVE RAM OUTPUT TO NPR ADDRESS REGISTER
XFR ,14,5 ;MOVE SILO OUT TO DATA REGISTER (FOR USE IF NEXT CHARACTER WILL HAVE)
NPR ;DO NPR TO STORE RECEIVED CHARACTER
RBUS2 BRB 11,RBUS2 ;TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6:RNXMC ;TEST NXM, IF YES, BRANCH TO RECEIVER NXM
ORBC RAM 0:0,5 ;OBTAIN RECEIVER BYTE COUNT
XFR ,13,1 ;MOVE RAM OUTPUT TO REGISTER A
ALU 77 ;LET ALU RESULTS = A+1
RAM 1:17,5 ;MOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW BYTE COUNT)
BRB 10,ORBC ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
ORCA RAM 0:0,4 ;OBTAIN RECEIVER CURRENT ADDRESS
XFR ,13,1 ;MOVE RAM OUTPUT DATA TO REGISTER A
ALU 77 ;LET ALU RESULTS = A+1
RAM 1:17,4 ;MOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW ADDRESS)
BRB 10,ORCA ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0:0,5 ;OBTAIN RECEIVER BYTE COUNT
BRB 14,NBCC ;TEST RAM OUTPUT 0-14=0, IF YES, BRANCH TO NEXT CHARACTER WILL HAVE
S/C 4:0 ;SET SILO OUT
BRA 1:ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

DDCMP RECEPTION

001111110 0010000000001101
001111111 0111110010000001
010000000 0000000101010011
010000001 0001000000001100
010000000 0000000110000101

DDCMR RAM 0:0,15 ;OBTAIN RECEIVER MODE BITS
BRB 14,DDCM2 ;TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO DDCM2
BRA 1:ZETA ;TEST FOR SURE TRUE, IF YES BRANCH TO ZETA
DDCM2 ALU 10 ;LET ALU RESULT = 0
BRA 1:RBCC ;TEST SURE TRUE, IF YES BRANCH TO CALCULATE RECV BCC

DISCARD RECEIVED CHARACTER

010000011 0101000000010000
010000100 0000000100000000

DISC S/C 4:0 ISET SILO OUT
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

CALCULATE RECV BCC (ASSUME RECEIVED CHARACTER IN SILO OUT)

010000101 0011000011000001
010000110 001000000000111
010000111 0011000010110010
010001000 0010000000001010
010001001 0110000000000000
010010101 0010000111100111
010001011 0000000101101001

RBCC XFR ,14,1 IMOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 IOBTAIN RECV BCC CALCULATED TO DATE
XFR ,13,2 IMOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 IOBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 IMOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
BRA 1:RRBCC ITEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM RECV BCC

CHARACTER RECEIVED WHILE RECV BC=0

010001100 0011000011000110
010001101 0101000000001000
010001110 1000000110110010

CRBC0 YFR ,14,6 IMOVE SILO OUT REGISTER TO RICR
S/C 3:0 ISET RICR 15 (TO INDICATE RECEPTION WHILE BC=0)
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

NEXT CHARACTER WILL HAVE BC=0 (SILO OUT HAS BEEN SET, RECEIVER BYTE COUNT IS 1)

010001111 0011000011010110
010010000 0101000000001001
010010001 0111101110010011
010010010 1000000110110010

NBC0 XFR ,15,6 IMOVE NPR DATA REGISTER TO RICR
S/C 3:1 ISET RICR 14 (TO INDICATE RECEPTION OF NEXT CHARACTER WILL BE BC=0)
BRB 15,MCBCX ITEST RAM OUTPUT 15, IF TRUE BRANCH TO MODE CHANGE / BCC EXPECT
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

MODE CHANGE AND BCC EXPECT

010010011 0010000000001011
010010100 0011000010110010
010010101 0011000010000010
010010110 0001000000000101
010010111 0010000101111101
010011000 0010000111111111
010011001 0000110010100000
010011010 1000000110110010

MCBCX RAM 0:0,13 IOBTAIN LINE STATE
XFR ,13,2 IMOVE RAM OUTPUT TO B REGISTER
XFR ,10,2 IMOVE B REGISTER 0-15 TO B REGISTER 0-7
ALU 5 ILET ALU RESULT = B REGISTER
RAM 1:7,15 IMOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW RECV MODE HITS
RAM 1:17,17 IWRITE CONTROL BYTE STORAGE FROM ALU RESULT
BRA 14,EBCN ITEST ALU RESULT 02, IF YES BRANCH TO EXPECT BCC NEXT BECAUSE OF BC
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

EXPECT BCC NEXT BECAUSE OF CONTROL BYTE

010011011 0010000000001110
010011100 0101000010000101
010011101 0010000110111110
010011110 0111111010011011
010011111 0000000101101000

EBCC RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:5 ISET RAM OUTPUT 05 (EXPECT BCC 1 NEXT)
RAM 1:13,16 IWRITE LINE PROTOCOL FROM RAM OUTPUT
BRB 10,EBCC ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:EPSIL ITEST FOR SURE TRUE, IF YES BRANCH TO EPSIL

EXPECT BCC NEXT BECAUSE OF BC = 0

010100000 0010000000001110
010100001 0101000010000101
010100010 0010000110111110
010100011 0111111010100000

EBCN RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:5 ISET RAM OUTPUT 05 (EXPECT BCC1 NEXT)
RAM 1:13,16 IWRITE LINE PROTOCOL FROM RAM OUTPUT
BRB 10,EBCN ITEST FOR WRITE INHIBIT, IF YES BRANCH TO EBCN

010100100 0000000110000011

BRA 1:DISC ITEST FOR SURE TRUE, IF YES BRANCH TO DISCARD

THIS IS BCC 1

010100101 0010000000001110
010100110 0101000010000001
010100111 0101000010000110
010100100 0010000110111110
010100101 0111111010100101
010100110 0011000011000001
010100111 0010000000001111
010101000 0011000010110010
010101001 0010000000001010
010101010 0110000000000000
010101011 001000011:100111
010101000 0010000000001010
010101001 0111001110111000
010101010 0111010010111000
010101011 0010000000001110
010101000 0101000010000010
010101001 0010000110111110
010101010 0111111010110011
010101011 0000000111000100
010101000 0101000000010000
010101001 0000000100000000

TBC1 RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:1 ICLR RAM OUTPUT 01 (EXPECT BCC 1 NEXT)
S/C 7:6 ISET RAM OUTPUT 00 (EXPECT BCC 2 NEXT)
RAM 1:13,16 IWRITE LINE PROTOCOL FROM RAM
BRB 10,TBC1 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
XFR ,14,1 IMOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 IOBTAIN RECV BCC CALCULATED TO DATE
XFR ,13,2 IMOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 IOBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 IMOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
RAM 0:0,12 IOBTAIN TRANSMITTER DLE/LINE PROTOCOL II (TO LOOK FOR LRC)
BRB 3:TBC1X ITEST RAM OUTPUT 03
BRB 4:TBC1X ITEST RAM OUTPUT 04
MRTMA RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:2 ICLR RAM OUTPUT 06 (EXPECT BCC2 NEXT)
RAM 1:13,16 IWRITE LINE PROTOCOL
BRB 10,MRTMA ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:BCCK ITEST FOR SURE TRUE, IF YES BRANCH TO BCC CHECK COMPLETE
TBC1X S/C 4:0 ISET SILO OUT
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

THIS IS BCC 2

010101010 0010000000001110
010101011 0101000010000010
010101100 0010000110111110
010101101 0111111010111010
010101110 0011000011000001
010101111 0010000000001111
011000000 0011000010110010
011000001 0010000000001010
011000010 0110000000000000
011000011 0010000111100111
011000100 0001000000011100
011000101 0101000000010111
011000110 0011000011110001
011000111 0011000011000010
011000100 0001000000001101
011001001 0011000011110010
011001010 0011000011100001
011001011 0001000000011111
011001100 0101000000010111
011001101 0001000000011110
011001110 0001000000011110
011001111 0011000011110001
011010000 0011000011100010
011010001 0011000010000010
011010010 0001000000011110
011010011 0011000011110110
011010100 0101000000011001
011010101 0101000000001001
011010100 0000000100000000
011010101 1000000110110010

TBC2 RAM 0:0,16 IOBTAIN LINE PROTOCOL
S/C 7:2 ICLR RAM OUTPUT 06
RAM 1:13,16 IWRITE LINE PROTOCOL
BRB 10,TBC2 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
XFR ,14,1 IMOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 IOBTAIN RECV BCC CALCULATED TO DATE
XFR ,13,2 IMOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 IOBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 IMOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
BCCCK ALU 34 ILET ALU RESULT = MINUS 1
S/C 4:7 ICLR ALU RESULT UPPER BYTE
XFR ,17,1 IMOVE ALU RESULT TO A REGISTER
XFR ,14,2 IMOVE SILO OUT TO B REGISTER
ALU 15 ILET ALU RESULT = AND OF A COMPLEMENT AND B
XFR ,17,2 IMOVE ALU RESULT TO B REGISTER
XFR ,16,1 IMOVE BCC TO A REGISTER
ALU 37 ILET ALU RESULT = A
S/C 4:7 ICLR ALU RESULT UPPER BYTE
XFR ,17,1 IMOVE ALU RESULT TO A REGISTER
ALU 30 ILET ALU RESULT = A OR B
XFR ,17,1 IMOVE ALU RESULT TO A REGISTER
XFR ,16,2 IMOVE BCC TO B REGISTER
XFR ,12,2 IMOVE B REGISTER 0-15 TO B REGISTER 0-7 (UPPER BYTE OF BCC)
ALU 30 ILET ALU RESULT = A OR B
XFR ,17,6 IMOVE ALU RESULT TO RICR REGISTER
S/C 3:5 ISET RICR 12
S/C 3:1 ISET RICR 14
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

RECEIVER MPE / CONTROL BYTE

01101011 0011000011000110
01101100 0101000000001100
01101100 000000001101011

RMPEC XFR ,14,6 ;MOVE SILO OUT TO R1CR REGISTER
S/C 3,4 ;SET R1CR 13
BRA 1,GAMMA ;TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE +

RECEIVER NXM / CONTROL BYTE

01101101 0011000011000110
01101101 0101000000001101
01101100 0101000000001001
01101101 0101000000001000
01101110 0101000000001111
01101111 1000000011010010

RNXMC XFR ,14,6 ;MOVE SILO OUT TO R1CR REGISTER
GAMMA S/C 3,5 ;SET R1CR 12
BETA S/C 3,1 ;SET R1CR 14
S/C 3,0 ;SET R1CR 15
S/C 3,7 ;CLEAR NXM
BRA 1,CNACB ;TEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

RECEIVER NXM (WE GOT HERE FROM RECEIVED CHARACTER SILO SERVICE)

01110000 0011000011000110
01110001 0000000011011100

RNXM XFR ,14,6 ;MOVE SILO OUT TO R1CR REGISTER
BRA 1,BETA ;TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE +

NPR SILO OVERFLOW

01110010 0101000000001010
01110011 0000000010000000

NPRSO S/C 3,2 ;SET SCR 10 INDICATING NPR SILO OVERFLOW
BRA 1,ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

TRANSMIT SERVICE

CHECK FOR BCC TRANSMISSION

01110010 0010000000001110
01110010 0011000010110001
01110010 0001000000001111
01110011 1000101010010110
01110100 1000101110100010
01110100 000001111100010

TSERV RAM 0,0,16 ;OBTAIN LINE PROTOCOL
XFR ,13,1 ;MOVE RAM OUTPUT DATA TO A REGISTER
ALU 3,7 ;LET ALU RESULT=A REGISTER
BRA 12,SBC1 ;TEST BIT 0 OF ALU RESULT, IF YES BRANCH TO SEND BCC 1
BRA 13,SBC2 ;TEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND BCC 2
BRA 7,NPRSO ;TEST FOR NPR SILO NOT AVAILABLE, IF YES, BRANCH TO NPR SILO OVERFLOW

PRINCIPAL/ALTERNATE SELECTION

01110101 0010000000001011
01110101 0111001011101101
01110100 10000000101100100
01110101 0111011111110010
01110110 0010000000000001
01110111 1111100001000000
01111000 0010000000000000
01111001 0000000011110101

RAM 0,0,13 ;OBTAIN LINE STATE
BRB 2,SIGMA ;TEST BIT 02 OF RAM, IF YES, BRANCH TO HERE +2 (TESTING TRANSMIT LOG)
BRA 1,ITYPE ;TEST FOR SURE TRUE, IF YES BRANCH TO SELECT TYPE OF IDLING
SIGMA BRB 7,USCA ;TEST RAM OUTPUT 07, IF YES BRANCH TO USE ALTERNATE CA
RAM 0,0,1 ;OBTAIN PRINCIPAL BC (GE TEST)
BRB 14,XPBC0 ;TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT PBC0
RAM 0,0,0 ;OBTAIN PRINCIPAL CURRENT ADDRESS
BRA 1,OXCB ;TEST FOR SURE TRUE, IF YES BRANCH TO OBTAIN XMIT CONTROL BYTE

USE ALTERNATE CA

01111001 0010000000000011
01111001 1111100010100000
01111010 0010000000000010

USCA RAM 0,0,3 ;OBTAIN ALTERNATE BC. (GE TEST)
BRB 14,XSBC0 ;TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT SBC0
RAM 0,0,2 ;OBTAIN ALTERNATE CURRENT ADDRESS
;OBTAIN XMIT CONTROL BYTE

01111010 0011000010110011
01111010 0100000000000000
01111011 0111100011110111
01111100 1000011000110001
01111100 1111101000111001
01111101 0011000010010001
01111101 0001000000011111
01111100 0011000011110101
01111101 0010000000001010
01111110 1111011010001100
01111111 0010000000001100
10000000 0011000010100010
00000001 0001000000010110
00000010 0011000011110010
00000011 0010000000001000
100000100 0011000010110001
100000101 0001000000010110
100000110 0011000011110001
100000111 0100000000000000
100001000 1111100100001000
100001001 1000011000110001
100001010 1111101000111001
100001011 0011000010010010
100001100 0001000000000101
100001101 1000101101110011

OXCB XFR I,13,3 ;MOVE DATA FROM RAM OUTPUT TO NPR ADDRESS REGISTER
NPR ;OO NPR TO GET CHARACTER
RBUS3 BRB 11,RBUS3 ;TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6,TNXMC ;TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CHARACTER
BRB 14,TMPEC ;TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CHARACTER
XFR ,11,1 ;MOVE DATA FROM CUC/DATI REGISTER TO A REGISTER
ALU 3,7 ;LET ALU RESULT = A REGISTER
XFR ,17,5 ;MOVE DATA FROM ALU RESULT TO DATO REGISTER (FOR BCC AND TRANSMITTER)
RAM 0,0,12 ;OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BRB 6,DDCMX ;TEST RAM OUTPUT 06, IF YES BRANCH TO ODCMP XMIT (CALCUL. F BCC)
RAM 0,0,14 ;OBTAIN MODE BITS
PI XFR ,12,2 ;MOVE RAM OUTPUT DATA TRANSLATED 0-2/8-10 TO B REGISTER
ALU 20 ;LET ALU RESULTS = A PLUS B
XFR ,17,2 ;MOVE ALU RESULTS TO B REGISTER
RAM 0,0,10 ;OBTAIN CONTROL TABLE BASE ADDRESS
XFR ,13,1 ;MOVE RAM OUTPUT TO A REGISTER
ALU 20 ;LET ALU RESULT = A PLUS B ((CHAR+MODE)+BASE ADDR)
XFR I,17,3 ;MOVE ALU RESULTS TO NPR ADDRESS REGISTER
NPR ;OO NPR TO GET CONTROL BYTE
RBUS4 BRB 11,RBUS4 ;TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6,TNXMC ;TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CONTROL BYTE
BRB 14,TMPEC ;TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CONTROL BYTE
XFR ,11,2 ;MOVE DATI REGISTER TO B REGISTER
ALU 5 ;LET ALU RESULT = B REGISTER
BRA 13,SDLE ;TEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND DLE FIRST

RETURN FROM DLE SENDING

10000110 00100000101111100
10000111 1000110010000010

RDLE RAM 1,7,14 ;MOVE ALU RESULT TRANSLATED 5-7/0-2 TO RAM (AND WRITE NEW MODE)
BRA 14,SSBN ;TEST BIT 2 OF ALU RESULT, IF YES BRANCH TO SET SEND BCC NEXT

RETURN FROM SSB/CNXT

10001000 1000110110001111

RSSBN BRA 13,SBCC ;TEST BIT 3 OF ALU RESULT, IF YES BRANCH TO CALCULATE TRANS BC

RETURN FROM XMI BCC

100010001 111110001101001
100010010 0011000011010000
100010011 0010000000001011
100010100 1111011100100011

RXBCC BRB 10,SDLE ;TEST FOR DNA FLAG, IF YES BRANCH TO SENT IDLE
ALPHA XFR ,15,0 ;MOVE DATO REGISTER TO TRANSMITTED DATA BUS
RAM 0,0,13 ;OBTAIN LINE STATE
BRB 7,USBC ;TEST BIT 7 OF RAM OUTPUT, IF YES BRANCH TO USE ALTERNATE BC

USE PRINCIPAL BC

100010101 0010000000000001
100010110 1111100010000000
100010111 0011000010110001
100011000 0001000000111111
100011001 0010000111110001
100011010 1111110000101001
100011011 0010000000000000
100011100 0011000010110001
100011101 0001000000111111
100011110 0010000111110000

UPBC RAM 0,0,1 ;OBTAIN PRINCIPAL BYTE COUNT
BRB 14,XPBC0 ;TEST RAM 0-14=0
XFR ,13,1 ;MOVE RAM OUTPUT TO A REGISTER
ALU 7,7 ;LET ALU RESULTS = A PLUS 1
RAM 1,17,1 ;MOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL BYTE COUNT
BRB 10,UPBC ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
OPCA RAM 0,0,0 ;OBTAIN PRINCIPAL CURRENT ADDRESS
XFR ,13,1 ;MOVE RAM OUTPUT TO A REGISTER
ALU 7,7 ;LET ALU RESULT = A PLUS 1
RAM 1,17,0 ;MOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL CURRENT ADDRESS

KCS DVII-0-14 REV A

SHEET 9 OF 13

```

100011111 11111100001011
100100000 001000000000001
100100001 111111000100000
100100010 000000010000000

```

```

BRB 10,OPCA ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
PAM 0,0,1 ;OBTAIN PRINCIPAL BYTE COUNT
BRB 14,XPBCO ;TEST RAM 0-14=0, IF YES, BRANCH TO XMIT PBCO
BRA 1,;ILOOP ;TEST FOR SURE TRUE AND BRANCH TO IDLE LOOP

```

USE ALTERNATE 04

```

100100011 0010000000000011
100100100 1111110001010000
100100101 0011000010110001
100100100 0001000000111111
100100111 0010000111110011
100101000 111111000100011
100101001 0010000000000010
100101010 0011000010110001
100101011 0001000000111111
100101100 0010000111110010
100101101 1111110001010011
100101110 0010000000000011
100101111 1111110001010000
100110000 0000000100000000

```

```

USBC RAM 0,0,3 ;OBTAIN ALTERNATE BYTE COUNT
BRB 14,XSBCP ;TEST RAM 0-14=0
XFR ,13,1 ;MOVE RAM OUTPUT TO A REGISTER
ALU 7 ;LET ALU RESULT = A PLUS 1
RAM 1,17,3 ;MOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE BYTE COUNT
BRB 10,USBC ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
OSCA RAM 0,0,2 ;OBTAIN ALTERNATE CURRENT ADDRESS
XFR ,13,1 ;MOVE RAM OUTPUT TO A REGISTER
ALU 7 ;LET ALU RESULT = A PLUS 1
RAM 1,17,2 ;MOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE CURRENT ADDRESS
BRB 10,OSCA ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0,0,3 ;OBTAIN ALTERNATE BYTE COUNT
BRB 14,XSBCO ;TEST RAM 0-14=0, IF YES, BRANCH TO XMIT SBCO
BRA 1,;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

TRANSMIT NXM/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)

TRANSMIT NXM/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R

```

100110001 0011000000000111
100110010 0010000000001011
100110011 0101000010000111
100110100 0101000000000111
100110101 0101000000100010
100110110 0010000110111011
100110111 111111000110010
100111000 0000000100000000

```

```

TNXMC XFR ,0,7 ;MOVE TO NPR STATUS REPORT REG.
IOTA RAM 0,0,13 ;OBTAIN LINE STATE
S/C 7,7 ;SET RAM 04 (TRANSMITTER NXM)
S/C 3,7 ;CLEAR NXM
S/C 5,2 ;CLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 ;WRITE NEW LINE STATE
BRB 10,IOTA ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO IOTA
BRA 1,;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

TRANSMIT MPE/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)

TRANSMIT MPE/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R

```

100111001 0011000000000111
100111010 0010000000001011
100111011 0101000010000101
100111100 0101000000100010
100111101 0010000110111011
100111110 111111000111010
100111111 0000000100000000

```

```

TMPEC XFR ,0,7 ;MOV TO NPR STATUS REPORT REG.
OMEGA RAM 0,0,13 ;OBTAIN LINE STATE
S/C 7,5 ;SET RAM 05 (TRANSMIT MPE)
S/C 5,2 ;CLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 ;WRITE NEW LINE STATE
BRB 10,OMEGA ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
BRA 1,;ILOOP ;TEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP

```

XMIT PBCO

```

101000000 0010000000001011
101000001 0101000010000100
101000010 0010000110111011
101000011 1111110010000000

```

```

XPBCO RAM 0,0,13 ;OBTAIN LINE STATE
S/C 7,4 ;SET RAM OUTPUT BIT 7 (GO TO ALTERNATE)
RAM 1,13,13 ;MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,XPBCO ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3

```

K- CS- DVII- C-14 REV A

SHEET 10 OF 13

```

101000100 0010000000000011
101000101 0011000000000111
101000110 1111011010010000
101000111 10000001010111
101001000 0010000100000011
101001001 0010000000001110
101001010 0011000010110010
101001011 0011000010000010
101001100 0001000000000101
101001101 0010000101111100
101001110 1000110010000111
101001111 100000010101111

```

```

RAM 0,0,1 ;OBTAIN PRINCIPAL BYTE COUNT
XFR ,0,7 ;MAKE NPR SILO ENTRY
BRB 13,RED ;TEST RAM OUTPUT BIT 15, IF YES BRANCH TO HERE +2
BRA 1,CBCO ;TEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0
RED RAM 1,0,1 ;ZERO PRINCIPAL BYTE COUNT
OTMB RAM 0,0,16 ;OBTAIN LINE PROTOCOL
XFR ,13,2 ;MOVE RAM OUTPUT TO REGISTER B
XFR ,10,2 ;MOVE REGISTER B0-15 TO REGISTER R 0-7
ALU 5 ;LET ALU RESULT = B
RAM 1,7,14 ;MOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW MODE 1-15
BRA 14,BCOSB ;TEST ALU RESULT 02, IF YES BRANCH TO BC0 SEND MCL
BRA 1,CBCO ;TEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0

```

XMIT SBCO

```

101010000 0010000000001211
101010001 0101000010000000
101010010 0010000110111011
101010011 1111110010100002
101010100 0010000000000011
101010101 0011000000000111
101010110 1111101101011101

```

```

XSBCO RAM 0,0,13 ;OBTAIN LINE STATE
S/C 7,0 ;CLEAR RAM OUTPUT BIT 7 (GO TO PRINCIPAL)
RAM 1,13,13 ;MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,XSBCO ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
RAM 0,0,3 ;OBTAIN ALTERNATE BYTE COUNT
XFR ,0,7 ;MAKE NPR SILO ENTRY
BRB 13,ESS ;TEST RAM OUTPUT 15, IF YES, BRANCH TO CLEAR ALTERNATE BYTE COUNT

```

CHECK FOR BOTH PC=0

```

101010111 0010000000000001
101011000 1111110001211210
101011001 0000000100000000
101011010 0010000000000011
101011011 1111110001011111
101011100 0000000100000000

```

```

CBCO RAM 0,0,1 ;OBTAIN PRINCIPAL BYTE COUNT
BRB 14,DELTA ;TEST RAM OUTPUT 0-14=0, IF YES, BRANCH TO HERE +2
BRA 1,;ILOOP ;TEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP
DELTA RAM 0,0,3 ;OBTAIN ALTERNATE BYTE COUNT
BRB 14,C/GO ;TEST RAM OUTPUT 0-14=0, IF YES, BRANCH TO CLEAR GO
BRA 1,;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

CLEAR ALTERNATE BYTE COUNT

```

101011101 00100000100000011
101011110 1000000121001001

```

```

ESS RAM 1,0,3 ;ZERO ALTERNATE BYTE COUNT
BRA 1,OTMB ;TEST FOR SURE TRUE, BRANCH TO OTMB

```

CLEAR GO

```

101011111 00100000000001011
101100000 0101000000100010
101100001 0010000110111011
101100010 1111110001011111
101100011 0000000100000000

```

```

C/GO RAM 0,0,13 ;OBTAIN LINE STATE
S/C 5,2 ;CLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 ;WRITE NEW LINE STATE
BRB 10,C/GO ;TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
BRA 1,;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

SELECT TYPE OF IDLE

```

101100100 0010000000001010
101100101 1111000001100111
101100110 0000000100000000
101100111 0101000001000101
101101000 0000000100000000

```

```

ITYPE RAM 0,0,12 ;OBTAIN TRANSMITTER DLE/PROTOCOL II
BRB 0,BCOCL ;TEST RAM OUTPUT 00, IF YES BRANCH TO HCOCLG
BRA 1,;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
BCOCLG S/C 6,5 ;SET TMARK
BRA 1,;ILOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

SEND IDLE (LINE STATE IS IN RAM OUTPUT)

```

101101001 0010000000001011

```

```

SIDLE RAM 0,0,13 ;OBTAIN LINE STATE

```

101101010 0101000000100100
101101011 0010000110111011
101101100 1111110011010001
101101101 1000000100010010

S/C 5:4 ISET RAM 03 (TRANSMITTER UNDERRUN)
RAM 1:13,13 IMOVE RAM OUPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,SIDLE ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
BRA 1:ALPHA ITEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC +3

ISENT IDLE/DLE

101101110 0010000000001011
101101111 0101000000100100
101110000 0010000110111011
101110001 1111110011011110
101110010 1000000101111011

MU RAM 0:0,13 IOSTAIN LINE STATE
S/C 5:4 ISET 03 (UNDERRUN)
RAM 1:13,13 IWRITE LINE STATE
BRB 10,MU ITEST FOR INHIBIT
BRA 1:MU IGO BACK TO SEND IDLE

ISEND DLE FIRST

I(WE GOT HERE FROM TRANSMIT SERVICE. THE CONTROL BYTE IS
IN ALU RESULT AND B REGISTER. MASTER SCAN POSITION IS IN
I(AM ADDRESS REGISTER 0-3).

101110011 0010000000001110
101110100 1111001001111101
101110101 0101000000100110
101110110 2010000110111110
101110111 1111110011100111
101111000 0010000000001010
101111001 0011000010110010
101111010 1111100001101110
101111011 0011000010000000
101111100 0000000100000000

S/DLE RAM 0:0,16 IOSTAIN LINE PROTOCOL
BRB 2:CRAM2 ITEST RAM OUTPUT 02, IF YES BRANCH TO CLEAR RAM 02
S/C 5:6 ISET RAM 02
RAM 1:13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10,S/DLE ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
RAM 0:0,12 IOSTAIN TRANSMITTER DLE / LINE PROTOCOL II
XFR ,13,2 IMOVE RAM OUTPUT TO REGISTER B
BRB 10,MU ITEST FOR DNA FLAG, IF YES BRANCH TO SENT IDLE/DLE
NU XFR ,10,0 IMOVE REGISTER B 15-8 TRANSMITTED DATA BUS
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

I(CLEAR RAM 02 (RAM 02 IS DLE SENDING IN PROGRESS))

101111101 2010000000001110
101111110 0101000000100010
101111111 0010000110111110
110000000 1111110011111011
110000001 1000000100001110

CRAM2 RAM 0:0,16 IOSTAIN LINE PROTOCOL
S/C 5:2 ICLEAR RAM OUTPUT 02
RAM 1:13,16 IMOVE RAM OUTPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10,CRAM2 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:RDLE ITEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM DLE SENDING

ISET SEND BCC NEXT

110000010 0010000000001110
110000011 0101000000100111
110000100 0010000110111110
110000101 1111110100000110
110000110 1000000100010000

SSBN RAM 0:0,16 IOSTAIN LINE PROTOCOL
S/C 5:7 ISET RAM OUTPUT BIT 0
RAM 1:13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10,SSBN ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:RSSBN ITEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM SSBCCNXT

I(BCC SEND BCC

110000111 0010000000001110
110001000 0101000000100111
110001001 0010000110111110
110001010 1111110100000111
110001011 1000000101010111

BC0SB RAM 0:0,16 IOSTAIN LINE PROTOCOL
S/C 5:7 ISET RAM OUTPUT BIT 0
RAM 1:13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10,BC0SB ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:CBCC ITEST FOR SURE TRUE, IF YES BRANCH TO CBC0

I(DCMP TRANSMIT

110001100 0010000000001100
110001101 1111110010001111
110001110 1000000100000000

DDCMX RAM 0:0,14 IOSTAIN TRANSMITTER MODE BITS
BRB 14,XBCC ITEST RAM 0-14=0, IF YES BRANCH TO XBCC
BRA 1:PI ITEST FOR SURE TRUE, IF YES BRANCH TO PI

I(CALCULATE TRANSMITTER BCC

110001111 0011000011010001
110010000 0010000000001110
110010001 0011000010110010
110010010 0010000000001010
110010011 0110000000000000
110010100 0010000111100110
110010101 1000000130010001

XBCC XFR ,15,1 IMOVE DATA REGISTER TO A REGISTER
RAM 0:0,6 IOSTAIN TRANSMITTER BCC CALCULATED TO DATE
XFR ,13,2 IMOVE RAM DATA TO REGISTER B
RAM 0:0,12 IOSTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1:10,6 IMOVE BCC TO RAM INPUT AND WRITE NEW TRANSMITTER BCC
BRA 1:RXBCC ITEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC

I(SEND BCC 1

I(WE GOT HERE FROM TRANSMIT SERVICE. THE MASTER SCAN POSITION
IS IN THE RAM ADDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN
I(HE A REGISTER AND THE ALU RESULT REGISTER.)

110010110 0010000000001110
110010111 0011000010110001
110011000 0010000000111111
110011001 0010000111111110
110011010 1111110100101110
110011011 0010000000000110
110011100 0011000010110000
110011101 0010000000001010
110011110 1111001110100001
110011111 111010010100001
110100000 1000000110100101
110100001 0000000100000000

SBC1 RAM 0:0,16 IOSTAIN LINE PROTOCOL
XFR ,13,1 IMOVE RAM OUTPUT TO A REGISTER
ALU 77 ILET ALU RESULT = A PLUS 1
RAM 1:17,16 IMOVE ALU RESULT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10,SBC1 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
RAM 0:0,6 IOSTAIN TRANSMITTER BCC
XFR ,13,0 IMOVE RAM OUTPUT DATA TO TRANSMITTED DATA BUS (HIGH ORDER BITS GO INT
RAM 0:0,12 IOSTAIN TRANSMITTER DLE/LINE PROTOCOL II (TO LOOK FOR LRC)
BRB 3:GOIDL ITEST RAM OUTPUT 03, IF YES BRANCH TO HERE +4
BRB 4:GOIDL ITEST RAM OUTPUT 04, IF YES BRANCH TO HERE +3
BRA 1:C/LUI ITEST FOR SURE TRUE, IF YES BRANCH TO SEND BCC 2 + 6
GOIDL BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

I(SEND BCC 2

I(WE GOT HERE FROM TRANSMIT SERVICE. THE MASTER SCAN POSITION
IS IN THE RAM ADDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN
I(HE A REGISTER AND IN THE ALU RESULT REGISTER.)

110100010 0010000000000110
110100011 0011000010110010
110100100 0011000010000000

SBC2 RAM 0:0,6 IOSTAIN TRANSMITTER BCC
XFR ,13,2 IMOVE RAM OUTPUT DATA TO REGISTER B
XFR ,10,0 IMOVE REGISTER B 0-15/3-7 TO TRANSMITTED DATA BUS

110100101 0010000100000110
110100110 0010000000001110
110100111 0101000000100001
110101000 0010000110111110
110101001 1111110101001011
110101010 0000000100000000

C/LUI RAM 1:2,6 IMOVE ZERO TO RAM INPUT DATA AND WRITE ZERO TRANSMITTER BCC
RAM 0:0,16 IOSTAIN LINE PROTOCOL
S/C 5:1 ICLEAR RAM BIT 01 (SEND BCC 2)
RAM 1:13,16 IMOVE RAM INPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10,C/LUI ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

K-CS-EVII-0-14 REV
A

SHEET 13 OF 13

;RECEIVED ERRORS

;CONTROL BYTE INTERRUPT

110101011 001000000001111
110101100 0101000000100011
110101101 0010000110111111
110101110 0011000011000110
110101111 010100000001011
110110000 0200000100000000

CBINT RAM 0:0,17 ;READ CONTROL BYTE HOLDING REGISTER
S/C 5:3 ;CLEAR RAM 00 (GENERATE INTERRUPT)
RAM 1:13,17 ;WRITE CONTROL BYTE HOLDING REGISTER
XFR ,14,6 ;MOVE SILO OUT TO RICR REGISTER
S/C 3:3 ;SET SCR07 (RECEIVER INTERRUPT)
BRA 1:1LOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

;PARITY AND OVERRUN ERRORS

110110001 0011000011000110

POER XFR ,14,6 ;MOVE SILO OUT TO RICR REGISTER

;CREATE NULL ACTION CONTROL BYTE (MODE IS PRESERVED)

110110010 001000000001111
110110011 0101000000100011
110110100 0101000000100001
110110101 0101000000102010
110110110 0101000000100000
110110111 0101000010000111
110110000 0010000110111111
110110001 010100000001011
11011010 0000000100000000

CNACB RAM 0:0,17 ;READ CONTROL BYTE HOLDING REGISTER
S/C 5:3 ;CLEAR RAM 00
S/C 5:1 ;CLEAR RAM 01
S/C 5:2 ;CLEAR RAM 02
S/C 5:0 ;CLEAR RAM 03
S/C 7:7 ;SET RAM OUTPUT 04 (DISCARD)
RAM 1:13,17 ;WRITE CONTROL BYTE HOLDING REGISTER FROM RAM OUTPUT
S/C 3:3 ;SET SCR 07 (RECEIVER INTERRUPT)
BRA 1:1LOOP ;TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

;END

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.

NOTES:
1. ALL UNUSED PINS ON J1, J2 GO TO GND



REF	DESCRIPTION	QTY	REF DESIGNATION	DESCRIPTION	PART NO	ITEM NO
	X-Y COORDINATE HOLE LOCATION				X-CO-M7807-B-4	1
	ASSY DRILLING HOLE LAYOUT				D-AH-M7807-B-5	2
	MODULE ECO HISTORY				B-MH-M7807-B-6	3
	ETCHED CIRCUIT BOARD				5010883	4
8	C94, C96-C102			CAP 6.8 UF 35V 10%	1005306	5
60	C1-C60			CAP .01 UF 100V 20%	1001610-CC	6
33	C61-C93			CAP 470 MMF 100V 5%	1000024	7
1	C95			CAP 330 PF 100V 5%	1000023	8
4	D1, D2, D3, D4			DIODE 1N4733A	11C9543	9
17	R1-R13, R15, R17, R18, R24			RES 1K 1/4W 5%	1300365	10
1	R14			RES 100 1/4W 5%	1300229	11
1	R33			RES 47 1/4W 5%	1300202	12
1	R19			RES 180 1/4W 5%	1301322	13
5	R20-R23, R39			RES 750 1/4W 5%	1301401	14
8	R25-R32			RES 33K 1/4W 10%	1300510	15
1	R16			RES 390 1/4W 5%	1300309	16
4	R34, R35, R36, R37			RES 330 1/2W 5%	1300004	17
1	E52			I.C. DEC 7408	1910155	18
1	E4			I.C. DEC 7417	1909929	19
8	E16, E18, E23, E29, E36, E42			I.C. DEC 1488L	1910322	20
8	E3, 5, 6, 8, 12, 17, 24, 30			I.C. DEC 1489L	1910323	21
8	E8, 11, 14, 15, 20, 21, 22, 26			I.C. DEC 74151	1909936	22
8	E10, 13, 25, 28, 32, 33, 34, 35			I.C. DEC 74175	1910651	23
1	E19			I.C. DEC 7410	1905576	24
1	E27			I.C. DEC 7442	1910046	25
6	E1, E7, E49, E51, E55, E60			I.C. DEC 8081	1909705	26
2	E56, E59			I.C. DEC 7400	1305575	27
7	E31, E37, E43, E45, E46, E53, E54			I.C. DEC 7440	1911419	28
1	E58			I.C. DEC 7474	1905547	29
1	E2			I.C. DEC 74H04	1909931	30
1	E44			I.C. DEC 74H00	1909056	31
3	E39, E40, E47			I.C. DEC 8242	1909717	32
1	E41			I.C. DEC 74123	1910436	33
1	E48			I.C. DEC 74H74	1909667	34
1	E38			I.C. DEC 8815	1909713	35
2	E50, E57			I.C. DEC 7402	1909004	36
4				HANDLE FLIP CHIP	9008337-B	37
2	J1, J2			30 PIN HEADER	1209941	38
18	W1-W18			JUMPER (INSULATED)	9009189	39
6				FYELET HANDLE	9CC6732	40
1	R38			RES 33K 1/4W 5%	1100235	41

JUMPER TABLE

JUMPER	BIT
W1	D08
W2	D02
W3	D03
W4	D06
W5	D07
W6	D05
W7	D04
W8	A12
W9	A09
W10	A08
W11	A10
W12	A04
W13	A05
W14	A11
W15	A03
W16	A06
W17	A07

JUMPER REMOVED INTERRUPT VECTOR = 0

JUMPER REMOVED DEVICE SELECT = 1



DEC NO	QTY	REV
DEC 8640	1	0
DEC IC 7442	8	16
DEC IC 74175	8	16
DEC IC 74151	8	16

IC TYPE GND +5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

IC PIN LOCATIONS

FIRST USED ON OPTION MODEL

ETCH BOARD REV D

REVISIONS

CHK	CHANGE NO	REV

DEC NO EIA NO DEC NO EIA NO

SCALE SHEET 1 OF 7

SEMICONDUCTOR CONVERSION CHART

digital EQUIPMENT CORPORATION


TITLE BUS CONTROL MUX

SIZE CODE D

NUMBER CS1M7807-C-

REV. D

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THIS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	EUS CONTROL & MUX	SIZE CODE	D CS	NUMBER	M7807-0-1	REV.	D
SCALE	1:1	SHEET	OF 7	DIST.			

DCS M7807-0-1 D

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION.
© 1974





REVISIONS		
CHK	CHANGE NO	REV.



REVISIONS		
CHK	CHANGE NO	REV

TITLE	BUS CONTROL MUX (D3)	SIZE CODE	D CS M7827-2-	NUMBER		REV.	D
SCALE	1/1	SHEET	3 OF 7	DIST.			


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



DT 008 H (BNI)
 DT 003 H (B32)
 DT 001 H (BPT)
 DT 002 H (B42)

REVISIONS		
CHK	CHANGE NO	REV.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO	REV.

TITLE	EUS CONTROL & MUX (05)	SIZE CODE	DCS	NUMBER	W7807-C-	REV.	D
SCALE	1/1	SHEET	6	OF	7	DIST.	

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977 DIGITAL EQUIPMENT CORPORATION





REVISIONS		
CHK	CHANGE NO.	REV

TITLE	BUS CONTROL & MUX	SIZE CODE	NUMBER	REV.
	(De)	DCS M7607-0-1		D
SCALE	SHEET 7 OF 7	DIST.		

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

NOTES:
 1. FOR -15V TO -10V AND -15V TO +10V SEE SHEET 7 OF 7



DEC 4015	8	16
DEC 8271	8	16
DEC 7489	8	16
DEC 8640	1	8
DEC 8266	8	16
DEC 74123	8	16
DEC 7442	8	16
DEC 74175	8	16
DEC 74151	8	16
IC TYPE	GND	+5V
GND AND +5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.		
IC PIN LOCATIONS		

QTY	REF DESIGNATION	DESCRIPTION	PART NO	ITEM NO
		K-Y COORDINATE HOLE LOCATION	K-CO-M7808-B-4	1
		ASSY. DRILL HOLE LAYOUT	D-AM-M7808-B-5	2
		MODULE ECO HISTORY	B-MH-M7808-B-6	3
1		ETCHED CIRCUIT BOARD	5010884	4
56	C1-3, 5-9, 11-58	CAP .01 UF, 100V, ± 20%	1001610-00	5
33	C4, 10, 59, 69-98	CAP 470 PF, 100V, ± 5%	1000024	6
1	C60	CAP 82 PF, 100V, ± 5%	1000015	7
8	C61 THRU C68	CAP 6.8 UF, 35V, ± 10%	1005306	8
4	D1, 2, 3, 4	DIODE 1N4733A ZENER	1109943	9
2	J1, J2	CONNECTOR 40 PIN	1209941	10
2 R	R1-4, 18-30, 32-38, 40-43	RES. 750 1/4W 5%	1301401	11
1	R31	RES. 220 1/4W 5%	1300271	12
8	R10-17	RES. 33K 1/4W 10%	1300510	13
4	R6, 7, 8, 9	RES. 330 1/2W 5%	1300296	14
1	R44	RES. 330 1/4W 5%	1300295	15
4		HANDLE FLIP CHIP	9008337-06	16
8		EYELET	9006732	17
1	E50	I.C. DEC 7474	1905547	18
8	E19, 20, 24, 25, 29, 30, 34, 35	I.C. DEC 1489L	1910323	19
8	E17, 18, 22, 23, 27, 28, 32, 33	I.C. DEC 74151	1909936	20
8	E4, 7, 10, 13, 16, 21, 26, 31	I.C. DEC 74175	1910651	21
8	E5, 6, 9, 11, 12, 15	I.C. DEC 1488	1910322	22
2	E14, 49	I.C. DEC 7410	1905578	23
1	E2	I.C. DEC 7442	1910046	24
2	E1, 42	I.C. DEC 7417	1909929	25
1	E8	I.C. DEC 74123	1910436	26
4	E3, 38, 54, 60	I.C. DEC 8881	1909705	27
2	E36, 53	I.C. DEC 8266	1909934	28
2	E41, 44	I.C. DEC 8838	1911117	29
1	E46	I.C. DEC 8640	1911469	30
1	E51	I.C. DEC 7416	1909928	31
1	E56	I.C. DEC 7489	1910396	32
1	E37	I.C. DEC 74197	1910035	33
2	E45, 47	I.C. DEC 7400	1905575	34
1	E52	I.C. DEC 7408	1910155	35
2	E55, 57	I.C. DEC 8815	1909713	36
2	E40, 43	I.C. DEC 7404	1909886	37
1	E48	I.C. DEC 8271	1909615	38
2	E39, 58	I.C. DEC 4015	1910087	39
1	E59	I.C. DEC 7486	1910011	40
2	E5, 35	RES. 10K 1/4W 5%		41

W. FANAZICK
 13174
 M7808-0000 D
 ORIGINAL C
 REV

REVISIONS
 CHK CHANGE NO REV

FIRST USED ON OPTION MODEL

ETCH BOARD REV D

DRN: Wilson DATE: 7/13/74
 CHKD: DATE: 8/14/74
 ENG: H. S. S. DATE: 8-10-74
 PROJ. ENG: H. S. S. DATE: 8-10-74
 PROD. DATE: 8-30-74

digital EQUIPMENT CORPORATION
 TITLE: MODEM CONTROL
 SIZE CODE: DC-1A7808-B-1
 NUMBER: 1
 REV. D

SCALE: NONE
 SHEET 1 OF 7


SEMICONDUCTOR CONVERSION CHART
 DEC NO EIA NO DEC NO EIA NO

DCS M7808-B-1

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"


NOTE:

* REMOVE WIRE TO INHIBIT INTERRUPTS FROM TRANSITIONS.



REVISIONS		
CHK	CHANGE NO.	REV.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

REV D
PART CODE DCS M7808-0-1




ALL DRAWINGS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO	REV


TITLE	MODEM CONTROL (D9)	SIZE CODE	D	NUMBER	DCSM7808-0-1	REV.	0
SCALE		SHEET	4	OF	7	DIST.	

ALL DRAWINGS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF ANY ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO	REV


THE DRAWINGS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION FROM DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO	REV

DCS M737-7-1 D

ALL DRAWINGS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL BE KEPT IN CONFIDENCE OR COPIED OR USED IN WHOLE OR IN PART WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



DCSM7E0E-0-1 D

REVISIONS		
NO.	CHANGE NO.	REV.

(EIA LEVEL CONVERTERS)		SIZE CODE	NUMBER	REV
TITLE MULFIM CONTROL (DIZ)		DCSM7E0E-0-1		
SCALE	SHEET	OF	DIST	

REVISIONS		
CHK	CHG NO	REV.
✓	00001	A
✓	00002	B
✓	00004	C

DATE	BY	CHK'D	DATE	BY
12-28-55	J. J. ...	J. J. ...	12-28-55	J. J. ...
1-17-56	J. J. ...	J. J. ...	1-17-56	J. J. ...
2-17-56	J. J. ...	J. J. ...	2-17-56	J. J. ...
3-17-56	J. J. ...	J. J. ...	3-17-56	J. J. ...

DATE	BY	CHK'D	DATE	BY
12-28-55	J. J. ...	J. J. ...	12-28-55	J. J. ...
1-17-56	J. J. ...	J. J. ...	1-17-56	J. J. ...
2-17-56	J. J. ...	J. J. ...	2-17-56	J. J. ...
3-17-56	J. J. ...	J. J. ...	3-17-56	J. J. ...

DATE	BY	CHK'D	DATE	BY
12-28-55	J. J. ...	J. J. ...	12-28-55	J. J. ...
1-17-56	J. J. ...	J. J. ...	1-17-56	J. J. ...
2-17-56	J. J. ...	J. J. ...	2-17-56	J. J. ...
3-17-56	J. J. ...	J. J. ...	3-17-56	J. J. ...

TRANSISTOR & DIODE CONVERSION CHART


digital
EQUIPMENT CORPORATION
MAYFARL, MASSACHUSETTS

INTERNAL BUS CONNECTOR
M920


SIZE CODE NUMBER
C CS M920-0-1

PRINTED CIRCUIT REV. B

REV. C



FLEX PRINT CONNECTOR



SIZE	CODE	NUMBER	REV.
C	CS	M920-0-1	C

5
DIST. 3-14-54 1253
P.M.K.