

Networks·Communication

DECserver 100 Terminal Server

Technical Manual

**Prepared by Educational Services
of
Digital Equipment Corporation**


First Edition, July, 1965

Digital Equipment Corporation 1965
All Rights Reserved

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation:

	DECUS	RSTS
DEC	DEC users	RSA
DECmate	IMBOL	UNIBUS
DECnet	MANSBUS	VAX
DECsystem 10	MIP	VMS
DECsystem 20	POS	VV
	Programming	Workstation
	Standards	




Figure 5-1: DECserver 100 Terminal Server Logic Block Diagram

2

Self-Test Program

2.1	General	2.1
2.2	Self-Test Modes	2.2
2.2.1	Power-Up Mode	2.2
2.2.1.1	Power-Up Flag	2.2
2.2.1.2	Reset Flag	2.2
2.2.2	Initialized Mode	2.2
2.2.3	Manufacturing Mode	2.4
2.2.4	Error Mode	2.4
2.2.4.1	Nonfatal (Soft) Errors	2.5
2.2.4.2	Fatal (Hard) Errors	2.6
2.3	Diagnostic Modules	2.10
2.3.1	Module A - Service Memory and Timer Tests	2.10
2.3.2	Module B - DART Transact Reserve Tests	2.11
2.3.3	Module C - Network Interconnect (NI) Transact Reserve Tests	2.12
2.3.4	Module D - Hardware Exercises	2.13

3

Initialize Program

3.1	General	3.1
3.2	Downline Load	3.2
3.2.1	Downline Load Message	3.2
3.2.2	Downline Load Procedure	3.3
3.3	Upline Dump	3.4
3.3.1	Upline Dump Message	3.4
3.3.2	Upline Dump Procedure	3.5
3.4	Status and Error Messages	3.6
3.4.1	Ethernet Diagnostic Error Message	3.6
3.4.2	Nonfatal (Soft) Error Message	3.6
3.4.3	Load Failure or Timeout Error Message	3.7
3.4.4	Fatal Bugcheck Error Message	3.7
3.4.5	Timeout Abort Dump Message	3.9
3.4.6	Load or Dump Failure Message	3.9
3.4.7	Bad Image File Message	3.10

4

On-Line Debugging Tool (CDT)

4.1	General	4.1
-----	---------	-----

4.1.1	Initial Requirements	4.1
4.1.2	Entering ODT	4.2
4.1.2.1	Entering ODT from the Test Manufacturing Mode	4.2
4.1.2.2	Entering ODT from the IAT Operating Software	4.2
4.2	ODT Command Functions	4.3
4.2.1	Command Input Filter	4.3
4.2.2	Command Summary	4.3
4.3	Accessing Terminal Server Address Space	4.4
4.4	Memory and I/O Register Commands	4.5
4.4.1	Examine (E) Command	4.5
4.4.1.1	Examine Byte (EB) Command	4.5
4.4.2	CPU Register Commands	4.6
4.4.2.1	CPU Address Register (CAR) Command	4.6
4.4.2.2	CPU Data Register (DR) Command	4.6
4.4.2.3	CPU Status Register (SR) Command	4.6
4.4.3	Dump Commands	4.7
4.4.3.1	Memory Dump (DM) Command	4.7
4.4.3.2	Half Dump (CTRL, C) Command	4.7
4.4.3.3	Register Dump (RD) Command	4.7
4.5	Running Programs Under ODT	4.8
4.6	Program Control Commands	4.9
4.6.1	Control Command	4.9
4.6.1.1	Single Step Enable (SSE) Command	4.9
4.6.1.2	Single Step Disable (SSD) Command	4.9
4.6.2	Breakpoint Commands	4.10
4.6.2.1	Breakpoint Set (BS) Command	4.10
4.6.2.2	Breakpoint Clear (BC) Command	4.10
4.6.2.3	Display Breakpoints (DB) Command	4.10
4.6.2.4	Breakpoint Message	4.10

b Functional Logic Description

5.1	Architecture	5.1
5.2	Microcomputer Logic	5.2
5.3	Central Processor Bus (CPU and Data Address Bus)	5.3
5.2.1	Power-Up Sequence Logic	5.3
5.2.2	System Check Logic	5.3
5.2.3	Half Activation	5.3
5.2.4	Interrupt Control	5.3
5.2.5.1	Priority Level Mappings and Vector Addresses	5.3
5.2.5.2	CPU Response to an Interrupt Request	5.3
5.2.5.3	MM Interrupt Vector	5.3
5.2.6	Hardware Counters and Timers	5.3

5.1	Terminal Server Memory	5-14
5.1.1	Address Selection	5-16
5.1.2	Power-Up Addressing	5-18
5.1.3	DART and LANCE Register Addressing	5-19
5.1.4	Program Random Access Memory (Program RAM)	5-20
5.1.5	Program Read-Only Memory (Program ROM)	5-20
5.1.6	Physical Address Programmable ROM (PA PROM)	5-24
5.1.7	Electrically Erasable Programmable ROM (EEPROM)	5-24
5.2	Terminal Interface	5-25
5.2.1	Dual Asynchronous Receive/Transmitter (UART)	5-27
5.2.2	Receive and Transmit Registers	5-31
5.2.2.1	Mode Registers (MRxA and MRxB)	5-33
5.2.2.2	Status Registers (SRxA and SRxB)	5-36
5.2.2.3	Clock Select Registers (CSRxA and CSRxB)	5-37
5.2.2.4	Command Registers (CRxA and CRxB)	5-38
5.2.2.5	Receive Holding Registers (RHRxA and RHRxB)	5-39
5.2.2.6	Transmit Holding Registers (THRxA and THRxB)	5-39
5.2.2.7	Auxiliary Control Register (ACRxB)	5-39
5.2.3	Input Port and Output Port Registers	5-40
5.2.3.1	Input Port State Register (IPSR)	5-40
5.2.3.2	Input Port Change Register (IPC)	5-41
5.2.3.3	Auxiliary Control Register (ACR)	5-41
5.2.3.4	Output Port Configuration Register (OPCR)	5-41
5.2.3.5	Output Port Register (OPR)	5-41
5.2.4	Interrupt Control and Counter/Timer Register	5-42
5.2.4.1	Auxiliary Control Register (ACR)	5-42
5.2.4.2	Interrupt Status Register (ISR)	5-42
5.2.4.3	Interrupt Mask Register (IMR)	5-42
5.2.4.4	Counter/Timer Registers (CTCR and CTRH)	5-42
5.2.4.5	Counter/Timer Start and Stop Commands	5-48
5.3	Ethernet Interface	5-48
5.3.1	Serial Interface Adapter (SIA)	5-49
5.3.2	Local Area Network Controller for Ethernet (LANC)	5-50
5.3.2.1	Features	5-50
5.3.2.2	DMA Transfers with Program RAM	5-51
5.3.2.3	Operating Modes	5-52
5.3.2.4	Register Address and Data Ports	5-56
5.3.2.5	Register Address Port (RAP) and Latch	5-56
5.3.2.6	Control Status Register 0 (CSR0)	5-57
5.3.2.7	Control Status Register 1 (CSR1)	5-57
5.3.2.8	Control Status Register 2 (CSR2)	5-57
5.3.2.9	Control Status Register 3 (CSR3)	5-57
5.3.3	Buffer Management Functions	5-59
5.3.4	Interrupt Block	5-60
5.3.5	Mode (MDC) Register	5-61

5.1.3.1	Physical Address (PAIR) Register	5.65
5.1.3.2	Logical Address Filter (LAIRF) Register	5.66
5.1.3.3	Receive Descriptor Ring Address (RIDRA) Register	5.66
5.1.3.4	Transmit Descriptor Ring Address (TIDRA) Register	5.67
5.1.4	Receive Descriptor Ring	5.68
5.1.5	Transmit Descriptor Ring	5.74

6 Hardware Description

6.1	General	6.1
6.2	Features	6.1
6.2.1	Hardware Options	6.1
6.2.2	Approved Terminals	6.3
6.2.3	Rear Panel Elements	6.3
6.3	Specifications	6.4
6.3.1	Physical Specifications	6.4
6.3.2	Electrical Specifications	6.5
6.4	Data Cable Connectors	6.7
6.4.1	Terminal Connector Pin Assignments	6.7
6.4.2	Ethernet (XA) Server Connector Pin Assignments	6.7
6.5	Data Cables	6.8
6.5.1	Terminal Connector Cables	6.8
6.5.2	Ethernet Transceiver Connector Cables	6.9

Index

Figures

1.1	DCC server 100 Terminal Server	1.1
1.2	DCC server 100 Terminal Server Rear Panel	1.1
1.3	Basic Ethernet Configuration	1.10
1.4	Home Digital Ethernet Transceiver	1.11
1.5	Extended Ethernet Configuration	1.12
1.6	Typical Large Scale Ethernet Configuration	1.13
1.7	Ethernet Data Frame Format	1.14
2.1	DCC server 100 Terminal Server Logic Block Diagram	2.1
2.2	PI Block Diagram	2.4
2.3	DCC server 100 Terminal Server Address Space Allocation	2.10
2.4	CPU Selection of DCC server 100 Terminal Server Address Space	2.10
2.5	Address Decoder and FAI Block Diagram	2.17
2.6	Program RAM Block Diagram	2.22

5-7	Program ROM, EEPROM, and EPROM Block Diagram	5-26
5-8	DART Block Diagram	5-27
5-9	DART Receive and Transmit Register Hit Formats	5-28
5-10	DART Input and Output Port Register Hit Formats	5-30
5-11	DART Interrupt Control and Counter/Timer Register Hit Format	5-31
5-12	MA Connection to an Ethernet Transceiver	5-32
5-13	LANCE Block Diagram	5-32
5-14	LANCE Register Address Port (MAP) and Control/Status Register (CSR) Hit Formats	5-34
5-15	LANCE Initialize Block Format	5-35
5-16	LANCE Receive Descriptor Ring Entry	5-37
5-17	LANCE Transmit Descriptor Ring Entry	5-38
6-1	DEC Server 100 Terminal Server Dimensions	6-5

Tables

1-1	Rear Panel Element Descriptions	1-4
1-2	Basic Factory Set Default Terminal Characteristics	1-5
1-3	Local Mode Operating Commands	1-9
1-4	Local Mode Terminal Commands	1-10
1-5	Local Mode System Commands	1-11
1-6	Test Terminal Characteristics	1-14
1-7	Description of the Terminal Characteristics Fields	1-15
1-8	Terminal Transmit, Receive Speeds and Stop Bits	1-16
1-9	Server Status and Error Message Types	1-18
1-10	Ethernet Data Frame Fields	1-20
1-11	Summary of Ethernet Characteristics	1-25
2-1	Initialized Mode Parameter Rate Bit Usage	2-1
2-2	Nonfatal (Soft) Error Types	2-5
2-3	Error Status Parameter Longword	2-6
2-4	Fatal (Hard) Error Types	2-7
2-5	Fatal (Hard) Error Codes Written to EEPROM	2-7
2-6	EEPROM Address Space Allocation	2-9
2-7	Module A - Memory and Timer Tests	2-10
2-8	Module B - DART Transmit/Receive Tests	2-11
2-9	Module C - Network Interconnect (NI) Transmit/Receive Tests	2-12
2-10	Module D - Hardware Exerciser	2-13
3-1	System Crash Error Codes	3-5
4-1	ODE Command Error Codes	4-1
4-2	On-Line Debugging Test (ODT) Commands	4-1
4-3	Terminal Server Address Ranges	4-3
5-1	CPI and Data Address Bus Signal Description	5-1
5-2	Power-Up Sequences Signal Functions	5-2
5-3	Power-Up Sequences Logical Signals	5-2
5-4	Operating Frequencies	5-10

5-5	Priority Encoder 1 Inputs	5-11
5-6	Interrupt Vector Addresses	5-12
5-7	Programmable Array Logic (PAL) Output Functions	5-15
5-8	Summary of DART Register Address Functions	5-26
5-9	DART Signal Description	5-28
5-10	Mode Register MR1A and MR1B Bit Functions (Read/Write Address 100000 and 100010)	5-33
5-11	Mode Register MR2A and MR2B Bit Functions (Read/Write Address 100001 and 100011)	5-35
5-12	Status Register SPA and SRH Bit Functions (Read Address 100004 and 100014)	5-36
5-13	Task Select Register 1 (STA) and (STB) Bit Functions (Write Address 100005 and 100015)	5-37
5-14	Command Register CHA and CHB Bit Functions (Write Address 100006 and 100016)	5-38
5-15	Auxiliary Control Register A1 (AC1) Bit Function (Write Address 100008)	5-39
5-16	Input Port Change Register (IPCH) Bit Functions (Read Address 100009)	5-41
5-17	Auxiliary Control Register A2 (AC2) Bit Functions (Write Address 100009)	5-41
5-18	Output Port Configuration Register (OPC) Bit Functions (Write Address 100010)	5-42
5-19	Auxiliary Control Register A3 (AC3) Bit Functions (Write Address 100011)	5-43
5-20	Interrupt Status Register (ISR) Bit Functions (Read Address 100012)	5-44
5-21	MA and PMA (Master) and MIA (Master) Signals	5-45
5-22	LANCE and MIA Interface Signals	5-46
5-23	LANCE Operating and Data Signal Timing Diagram	5-47
5-24	Control Status Register 1 (CSR1) Bit Functions	5-49
5-25	Control Status Register 2 (CSR2) Bit Functions	5-50
5-26	Control Status Register 3 (CSR3) Bit Functions	5-51
5-27	Control Status Register 4 (CSR4) Bit Functions	5-52
5-28	Message Descriptor Register 1 (MDR1) Bit Functions	5-53
5-29	Receive Descriptor Ring Address (RDRA) Register Bit Functions	5-54
5-30	Transmit Descriptor Ring Address (TRDA) Register Bit Functions	5-55
5-31	Receive Message Descriptor 1 (RMD1) Bit Functions	5-56
5-32	Receive Message Descriptor 2 (RMD2) Bit Functions	5-57
5-33	Receive Message Descriptor 3 (RMD3) Bit Functions	5-58
5-34	Receive Message Descriptor 4 (RMD4) Bit Functions	5-59
5-35	Transmit Message Descriptor 1 (TMD1) Bit Functions	5-60
5-36	Transmit Message Descriptor 2 (TMD2) Bit Functions	5-61
5-37	Transmit Message Descriptor 3 (TMD3) Bit Functions	5-62
5-38	Transmit Message Descriptor 4 (TMD4) Bit Functions	5-63
6-1	DDC Overview and Hardware Options	6-7
6-2	Approved DDC/ECM Terminals	6-8
6-3	Heat-Coupled Element Functions	6-9
6-4	Thermal and Dependent Signals	6-9
6-5	Electrical Specifications	6-10

6-6	Terminal Connector Pin Assignments	6-7
6-7	Ethernet Transceiver Connector Pin Assignments	6-8
6-8	Terminal Connector Cables	6-9
6-9	Ethernet Transceiver Connector Cables	6-10

Preface

The *DECserver 100 Terminal Server Technical Manual* provides general operating and hardware information, as well as a technical description of the logical functions.

Intended Audience

This manual is intended for use as a resource for training, field service, and manufacturing and is one of many documents supporting the DECserver 100 terminal server. It provides detailed technical information and assumes previous training or experience with Ethernet networks and with DEC/ATL VAX or PDP-11 architecture.

Manual Structure

The manual consists of six chapters that provide the following information:

- Chapter 1 - Introduces the DECserver 100 terminal server and the Ethernet communications system. Describes the local mode commands available to all users.
- Chapter 2 - Describes the self test program, diagnostic modes, and test sequences.
- Chapter 3 - Describes the initialize program, downline load, and upline dump procedures. Explains the status and error messages.
- Chapter 4 - Describes the on-line debugging tool (ODT) commands and explains how they are used.

Chapter 5 - Describes terminal server logic functions to the block diagram level.

Chapter 6 - Lists the terminal server hardware and cable options and the physical and electrical specifications.

Other DECserver 100 Documents

- *DECserver 100 Terminal Server Site Preparation/Hardware Installation Guide* (AA-CK-3A-TK)
- *DECserver 100 Terminal Server Software Installation Guide (VAX/VMS)* (AA-DJ17A-TW)
- *DECserver 100 Terminal Server Operations Guide* (AA-Z001A-TK)
- *DECserver 100 Terminal Server User's Packet Guide* (AV-Z001A-TK)
- *DECserver 100 Terminal Server Identification Card* (AV-DJ35A-TK)
- *LAT Network Manager's Guide* (AA-DJ18A-TK)

Associated Documents

- *The Ethernet - A Local Area Network - Data Link Layer and Physical Layer Specifications* (Version 2.0, November 1982) (AA-K759B-TK)
- *Ethernet Installation Guide* (EK-E1ER-IN)
- *Ethernet Networks - Ethernet Products and Services Catalog* (011-25484-12)
- *H4000 DIGITAL Ethernet Transceiver Installation Manual* (EK-H4000-1A)
- *H4000 DIGITAL Ethernet Transceiver Technical Manual* (EK-H4000-TM)
- *DELN1 Installation/Operation Manual* (EK-DELN1-IN)
- *Installing Ethernet* (EK-DEX4K-IN)

1.1 General

This chapter introduces the DECserver 100 Terminal Server and the Ethernet communications system. It also describes the local mode commands available to all users and explains their use.

1.2 DECserver 100 Terminal Server

The DECserver 100 hardware consists of a microprocessor, memory, power supply, and fan, mounted in a metal case that provides radio-frequency (RF) shielding. The unit is contained in an outer plastic case (part number 100-100) and is available in two models:




Figure 1-1 DECserver 100 Terminal Server

- DSRVA-AA - for installations using 120 V ac power
- DSRVA-AB - for installations using 240 V ac power

The DECserver 100 Terminal Server is a free-standing, intelligent terminal controller that connects up to eight asynchronous terminals to one or more processors (called service nodes) on an Ethernet local area network. It may be connected directly to the network through an H4000 DIGITAL Ethernet transceiver or may be part of an expanded system through a DIGITAL Ethernet local network interconnect (D&LN) unit.

When a user is connected to a service node, response times and throughput are comparable with directly connected on-line terminals. Any number of terminal servers and service nodes can be installed on a network within the limits described in the Ethernet specification.

1.2.1 Service Node and Load Host

Processors supporting the DECserver 100 Terminal Server on an Ethernet system provide the following types of service:

- Service node - Any processor on the local area network (LAN) that implements the local area transport (LAT) communication protocol. This may also be a specialized LAN server providing communication capabilities to non-LAN nodes.
- Load host - Service nodes on the LAN which also implement the DECnet Phase 1 protocol and download load the LAT operating software to any requesting server.

1.2.2 Firmware and Software

The DECserver 100 is supplied with the following programs permanently stored in permanent memory (programmable ROM):

- Self-test program
- Initial program
- On-line debugging (OLDB) program

The server boots the LAM operating software from a hard disk following the nine-step procedure and then starts its program routine across network spans (LAMI).

1. When power is applied to the terminal server, the self-test program performs a series of diagnostics for tests and then calls the initialize program.
2. The initialize program transmits a request for a download load of the LAM operating software from any system on the LAN.
3. When available, configured Phase IV DECnet hosts volunteer to load the LAM software, the DEC server loads from the first one that responds.
4. Following the load, the LAM software starts up and continues execution until the next power-up sequence or server initialization. At this time, the server is fully operational and terminal users can gain access to any authorized service node.

1.2.3 Controls and Connectors

A light-emitting diode (LED) on the rear panel indicates the terminal server hardware status. Figure 1-2 shows the rear panel locations of the cable connectors, switches, and the LED. Table 1-1 describes their functions.




Figure 1-2 DECserver 100 Terminal Server Rear Panel

Table 1-1: Row Panel Element Description

Element	Function
LED Indicator State	
ON	The server has successfully passed the power up self tests and requested a download load of the LAT operating software from a Phase IV DEC net host. If the load is successful, the LAT operating software (the server software) is in place and the server is fully operational.
Flashing	The server has failed one or more of the residual diagnostic self tests. The problem may be related to the network connection or may indicate a non-fatal hardware error in the server or terminal line. (Section 3 of the DEC server IBM Terminal Server Operations Guide provides troubleshooting information on this condition.)
OFF	Power is off or fatal errors occurred. If a fatal error occurs, the server will not function and must be replaced.
Reset-to-Factory-Settings Switch (R/S)	Used to reset the permanent server and terminal characteristics to their factory set values. The switch is used as follows: when the unit is repaired or when the current values cause the server to be unusable. <ol style="list-style-type: none"> <li data-bbox="723 1298 1467 1325">1. Press and hold the reset-to-factory-settings switch. <li data-bbox="723 1378 1145 1405">2. Lifting the permanent cover. <li data-bbox="723 1459 1145 1486">3. Plugging in the power cord. <li data-bbox="723 1526 1689 1553">4. Hold the reset-to-factory-settings switch for 1 second, then release.
Terminal Connectors (J1-J6)	Figure 2-1 provides details on how to connect a serial device between terminal and the terminal server through a PKT-211 serial modem cable or IBM-20K extension cable.

Table 1-1 Rear Panel Element Description (Cont)

Element	Function
Ethernet Transceiver Connector (25)	One RJ-45 female connector connects the terminal server to an IEEE 802.3 Ethernet transceiver or DPLN through a RJ45 transceiver cable.
AC Line Voltage Input Selector Switch	Allows the installer to set the server for 47-63 Hz input power as follows: 120-volt position for 100V-120V ac 240-volt position for 220V-240V ac
AC Power Cord Receptacle	A CANADA -specific power cord is supplied with each terminal server.
AC Line Fuse	The fuse depends on the server installation. European: 1A, 10A, 250V ac Non-European: 1A, 10A, 250V ac

1.2.4 Power-Up and Initialization

When the terminal server is installed and power is applied, a terminal must be plugged into the first terminal connector (1) for any self-test errors or downline load messages to be reported.

The terminal must be set to the basic factory-set default characteristics listed in Table 1-2. When the server is in operation, the server manager may define another terminal as the console or change the characteristics.

Table 1-2 Basic Factory-Set Default Terminal Characteristics

Characteristic	Default Value
Terminal response speed	Fast
Terminal type	VT100
Parity	None

Power-up and initialize sequence - When the terminal server is plugged into an ac power source, it initiates a power-up sequence that performs the following functions:

1. The terminal server starts up the self-test program that performs a series of tests on program ROM and RAM and verifies the operating state of the server hardware. On a fatal error, the self-test halts without turning on the LED indicator.
2. The self-test turns on the LED indicator for no errors or sets it in blink for nonfatal (soft) errors. It then calls the initialize program that requests a downtime load of the server software (the LAT operating software).
3. The console terminal displays a number of messages in the following format that display the progress of the downtime load and report any problems or error conditions:

Local -xxx- Message

In the message, xxx represents a decimal status or error code.

4. When the downtime load is complete, the console terminal displays the "Image load complete" message. The terminal server is connected to the Ethernet system and is ready for local or on-line operation.
5. When the terminal server is fully operational, the server manager may invoke the self-test and initialize programs at any time.

1.2.5 Operating Modes

The SERVER software provides two user operating modes under normal operation:

- **Local mode** - Users communicate with the terminal server and connect to service nodes using the local mode commands.
- **Service mode** - Users communicate with connected service nodes.

1.2.5.1 Local Mode Operation - Local mode provides the following types of command functions:

- **Nonprivileged commands** - The nonprivileged commands are designed for use by all terminal users.
- **Privileged commands** - The privileged commands are designed for the terminal server manager responsible for setting up and monitoring server operations.

The nonprivileged commands allow users to:

- Connect to and disconnect from service nodes on the network
- Set and show terminal characteristics
- Show available services, nodes, current sessions and other system information
- Make use of other functions such as terminal testing, locking and broadcast functions

In addition, the privileged commands allow the server manager to:

- Configure the operating characteristics for all terminals
- Set up the server operating characteristics
- Perform Ethernet and terminal loopback tests
- Zero all counters
- Control user access to the terminal server and service nodes
- Initialize the terminal server
- Perform extended diagnostic self-test functions

1.2.5.2 Service Mode Operation - In service mode, terminal users perform on-line operations with any service node they are authorized to access. Users may connect and maintain sessions with up to four systems at once.

Except for a few control key functions (XOFF, XON, BREAK and SWITCH characters) the server software does not process characters but passes them between the terminal and the service node. Printable keyboard characters are echoed by the service node.

1.2.5.3 Application Modes - When a user logs in on the terminal server, the terminal-to-service node operating mode may be set by command or determined dynamically by preset characteristics.

The terminal server supports the following operating modes and speed ranges:

- **Inter-active terminal mode** - 75 to 19,200 bits/s
- **Flow-controlled block mode or file-transfer mode** - 75 to 9,600 bits/s

Block mode applications supporting XOFF/XON flow control are supported. The main use of this mode is by intelligent video terminals that support screen editing and send an entire screen of characters to the service node.

File transfer operations are supported for the following DIGITAL personal computers at speeds of up to 9,600 bits/s:

- Professional 350/180 series
- Rainbow 100, 100+
- DECmate II

Chapter 6 provides a list of the currently approved DIGITAL terminal-

1.2.6 Local Mode Commands

The local mode commands consist of the following three functional groups:

- **Operating commands** - Used to make connection and perform sessions with authorized service nodes as described in Table 1-3.
- **Terminal commands** - Used to find information on and set terminal characteristics as described in Table 1-4.
- **System commands** - Used to find information on system services, states and sessions as described in Table 1-5.

Table 1-3: Local Mode Operating Commands

Command	Description
<i>Connect/Disconnect Commands</i>	
CONNECT SERVICE service name	Connects the terminal to the specified service. Users may connect to as many as four services at once, or as many as defined by the server manager. Each session then has an assigned number (1 - 4) that may be referenced in certain commands. A list of available services may be displayed with the SHOW SERVICES command.
DISCONNECT	Disconnects the terminal from the current session.
DISCONNECT ALL	Disconnects the terminal from all active sessions.
DISCONNECT SESSION n	Disconnects the terminal from session n (1 - 4).
LOCK	Allows the user to lock the terminal, leaving all sessions active. The user must enter a password at the "Lock password?" prompt. The password entered then be used to regain control of the terminal in the local mode.
LOGOUT	Terminates the user's entire terminal session, disconnecting from all connected nodes and logging out the user from the terminal server.
<i>Break/Resume Session Commands</i>	
BREAK key	Leaves the service mode on the current session and enters the local mode. A switch character may also be defined for this function.
BACKWARDS	Resumes the previous session in the service mode. A switch character may also be defined for this function.
FORWARD	Resumes the next session in the service mode. A switch character may also be defined for this function.
RESUME	Resumes the current session in the service mode.
RESUME SESSION n	Resumes the designated session n (1 - 4) in the service mode.

Table 1-6: Local Mode Terminal Commands

Command	Description
BROADCAST TERMINAL <i>n</i> "TEXT"	Allows the user to send a message of up to about 120 characters to another user on the server. (Omitting the quotes displays it in uppercase. (The message is displayed only if the broadcast characteristic is enabled for the receiving terminal.)
SET TERMINAL characteristic	Sets the dynamic terminal characteristics listed in Table 1-6. Two or more characteristics may be entered if they are separated by a comma, space, or both. The dynamic characteristics remain in effect until the user logs out.
DEFINE TERMINAL characteristic	Sets the permanent terminal characteristics in EEPROM listed in Table 1-6. Two or more characteristics may be entered, separated by a comma, a space, or both. DEFINE does not change the dynamic characteristics currently in effect. The permanent values in EEPROM are placed in effect only after a terminal user logs out or on a server initialization.
HELP	Displays a list of the basic local mode commands. The optional syntax for each command is displayed in brackets.
HELP MORE	Displays a list of the advanced local mode commands.
HELP TERMINAL	Displays the user terminal characteristics that are valid for the SET and DEFINE commands.
SHOW TERMINAL	Displays the current characteristics for the current terminal.
SHOW TERMINAL ALL	Displays the current characteristics for all terminals.
SHOW TERMINAL <i>n</i>	Displays the current characteristics for the specified terminal.
TEST TERMINAL (WIDTH <i>nn</i>) (COUNT <i>nn</i>)	Displays a rotating ASCII pattern on the terminal with a default WIDTH of 70 characters and a default COUNT of 1000 characters. If the line COUNT is not specified, the display pattern continues until it is stopped by pressing any character key or the BREAK key.

Table 1-8: Local Mode System Commands

Command	Description
SHOW COUNTERS	Displays information on the Ethernet domain and the terminal server LAT counters.
SHOW NODES	Displays a list of service nodes providing the services to which the user has access. Provides status and descriptor information on each node and specifies those with reachable or unknown status.
SHOW NODES ALL	Same as the SHOW NODES command but includes nodes that are currently unreachable.
SHOW NODES node-name	Displays detailed information for the specified node.
SHOW SERVER	Displays terminal server information including the Ethernet address and the server uptime, status, and other statistics that can be set.
SHOW SERVICES	Displays a list of the authorized services for the user. Provides the status and descriptor information on each service and specifies those with available or unknown status.
SHOW SERVICES ALL	Same as the SHOW SERVICES command, but includes currently unavailable services.
SHOW SERVICES service-name	Displays a list of authorized nodes that provide the specified service and includes status and descriptor information.
SHOW SESSIONS	Displays all sessions for the user's terminal and provides the session number with the service name and descriptor.
SHOW SESSIONS ALL	Same as the SHOW SESSIONS command for all active terminals.
SHOW SESSIONS TERMINAL n	Same as the SHOW SESSIONS command for the specified terminal.
SHOW USERS	Displays the terminal number, user name, status, and active services for each active terminal.

A command is entered by typing it on one line. Pressing the RETURN key terminates and executes the command.

Commands may be entered in either upper or lower case. Each entry word may be abbreviated to the extent that it remains unique. Entries shown in brackets are optional for the user.

The local mode commands are available to all users and are listed in the *DECserver 100 Terminal Server User's Pocket Guide*.

1.2.6.1 Control Keys - The following control keys/characters are implemented to facilitate using the local mode commands:

- **DELETE key** - Deletes the last character of the current line
- **CTRL/C** - Deletes the current line and returns a prompt
- **CTRL/R** - Redisplay the current line and returns a prompt

1.2.6.2 Logging In - Users log in on a terminal by pressing RETURN until the following message and prompt appear.

```
DECserver 100 Terminal Server V1.0 (R0) © 1987 DEC  
Enter username >
```

When the user types in the username and presses RETURN, the server responds with the Local> prompt. The user may also be required (at the option of the server manager) to enter a login password at the pound sign (#) prompt in order to gain access to the server.

1.2.6.3 Setting Terminal Characteristics - The characteristics for each terminal can be changed by the user with the SET TERMINAL and DEFINE TERMINAL commands.

Table 1-6 lists the terminal characteristics and shows the command syntax and factory-set default values.

Table 1-6 User Terminal Characteristics

Characteristic	Default Value/ Selectable Value
<i>Preferred Services</i>	
PREFERRED SERVICE	NONE* OFFICE MAIL
AUTO DIAL IN	DISABLED ENABLED
<i>Mail File Characteristics</i>	
BACKWARD SWITCH	NONE CHARACTER
FORWARD SWITCH	NONE CHARACTER
MAIL ALGORITHM	NONE CHARACTER
<i>Messages</i>	
RECALCULATE	ENABLED DISABLED
MESSAGE GUIDES	ENABLED DISABLED
VERIFY SIGN	ENABLED DISABLED
<i>Terminal Features</i>	
TYPE	HARDCOPY SOFTWARE ANSI OTHER
USERNAME MAIL ADDRESS (optional)	NONE CHARACTER

*None type indicates the absence of service.

Table 1-6. User Terminal Characteristics (Cont)

Characteristic	Default Value/ Selectable Value
<i>Transmitted (unbolded)</i>	
CHARACTER SIZE	8* -
PARITY	NONE EVEN ODD
INPUT SPEED	9600 -speed
OUTPUT SPEED	9600 -speed
SPEED	9600 -speed
INPUT FLOW CONTROL	ENABLED DISABLED
OUTPUT FLOW CONTROL	ENABLED DISABLED
FLOW CONTROL	ENABLED DISABLED
LOSS INDICATION	ENABLED DISABLED

* Bold type indicates the default value

Table 1-7 describes the function of each characteristic.

Table 1-7: Description of the Terminal Characteristic Functions

Characteristic	Description
<i>Preferred Service</i>	
PREFERRED SERVICE	Specifies a preferred service mode for auto-connecting on a LOGIN or a CONNECT command.
ALTERNATE	When enabled and a dedicated or preferred service is specified, the user connects the terminal to the specified service on a LOGIN. The user also attempts to reconnect the terminal on a connection dropout or on a failure to make connection with the specified service mode. For a preferred service, connection attempts are made at 30-second intervals until the user re-enters local mode. Local mode is not implemented for dedicated services.
<i>Switch Characters</i>	
BACKWARD SWITCH	Specifies a key character for switching back to the previous system.
FORWARD SWITCH	Specifies a key character for switching forward to the next system.
LOCAL SWITCH	Specifies a key character, in addition to the BACK and FORW switches, for switching from remote mode to local mode. Switch characters are understood by the server and can not depend on the function or on the type of service mode.
<i>Message</i>	
BROADBAND	Enables/disables whether broadcast messages from local users are displayed.
MESSAGE FILTER	Enables/disables whether the message mode is displayed with any status or error messages.
VERIFICATION	Enables/disables a fact-check mode at each message and displays red when an erroring session.
<i>Terminal Identifiers</i>	

Table 1-1: Description of the Terminal Characteristic Functions (Cont)

Characteristic	Description
TYPE	Specifies the type of terminal being used on the system and selects some of its functions.
HARD (H)	The DELETE key erases the entered key between slashes.
SOFT (S)	The DELETE key erases the last character and backspaces the cursor.
ANSI	The VT100 ANSI escape sequences are supported. The DELETE key erases the last character and backspaces the cursor.
OTHER	The device is not a terminal, status messages and the local mode are disabled. A connection must be made in Attachment 1 or by the server manager with a terminal emulator.
LOGNAME	Specifies a name of up to 32 characters for the user terminal when logging into the system. The name must be contained in quotes.
Transmission speed	
CHARACTER SIZE	Sets the character size for the terminal. The size is 8 bits per character.
PARITY	Specifies the type of parity being used in the terminal: NONE, EVEN, or ODD.
INPUT SPEED	Sets the server input to the transfer baud rate of the terminal. The input and output speeds must be the same. Attachment 1 is required in the server manager. Table 1-1 lists the allowable speeds.
OUTPUT SPEED	Sets the server output to the receive baud rate of the terminal. The input and output speeds must be the same. Attachment 1 is required in the server manager. Table 1-1 lists the allowable speeds.

Table 1-7. Description of the Terminal Characteristic Functions (Cont)

Characteristic	Description
SPEED	Sets the INPUT SPEED and OUTPUT SPEED to the same value (Speed in Table 1-5).
INPUT FLOW CONTROL	Enables/disables XOFF/XON from the server to the terminal.
OUTPUT FLOW CONTROL	Enables/disables whether XOFF/XON from the terminal should be recognized by the server.
FLOW CONTROL	Enables/disables INPUT FLOW CONTROL and OUTPUT FLOW CONTROL together.
LOSS NOTIFICATION	If enabled, the server returns a [W]L code (see 1) to the terminal if it is not accepting data from the keyboard (the input buffer is full or a data error occurred).

Table 1-8 lists the terminal transmit and receive speeds recognized by the terminal server.

Table 1-8: Terminal Transmit/Receive Speeds and Stop Bits

Speed	Stop Bits	Speed	Stop Bits	Speed	Stop Bits
75	2	300	1	2000	1
110	2	600	1	2400	1
134.5	2	1200	1	4800	1
150	2	1800	1	9600	1
				19200	1

1.2.8.4 Status and Error Message Types - Table 1-9 lists the types of message codes that may be returned by the server software during operation. Status and error messages are displayed in the following format where XXX (unless undefined) is a decimal status or error code.

XXXX XXX COMMAND response or error message

Table 1-9: Server Status and Error Message Types

Code Range	Message Type
0000 to 0999	Informational messages, normal command responses
1000 to 1999	Warning messages
2000 to 2999	Unsuccessful error messages
3000 to 3999	Server specific informational messages
4000 to 4999	Server specific warning messages
5000 to 5999	Server user and command error messages
7000 to 7999	Status and error messages issued by the firmware routines in program ROM

1.3 Ethernet Systems

This is an introduction to the methods used and supported by devices connected to an Ethernet system. For further details, refer to the Ethernet specification.

Ethernet is a local area network (LAN) communication method based on a specification jointly developed by the following companies:

- Digital Equipment Corporation
- The Intel Corporation
- The Xerox Corporation

The local area network (LAN) communication system supports a 10 Mbps data rate over interconnected coaxial cables. The specification defines the physical properties of the coaxial cable, the transceiver, and some of the connected hardware. It also defines the basic rules for network access, device addressing, and data frame format.

The Ethernet system provides a facility for high-speed data exchanges between computers and other digital devices in a moderately-sized geographic area. It fills the gap between long-distance, low-speed communications networks that carry data for hundreds or thousands of kilometers, and the "specialized" high-speed interconnections that are limited to a few tens of meters. Its main use is in such areas as office automation and in distributed data processing requiring terminal access.

1.3.1 System Elements

Figure 1-3 shows a basic Ethernet system that may be constructed using the following hardware elements:

- **Ethernet coaxial cable** - A 50-ohm coaxial cable segment of up to 500 meters provides the connection medium for all nodes and stations.
- **Ethernet transceiver** - The H4000 DIGITAL Ethernet transceiver connects directly to the coaxial cable without cutting the cable or disrupting communication.
- **Transceiver cable** - A shielded cable containing four shielded twisted pairs connects the transceiver with a DEC server 100, a processor, or a communication station.
- **Repeater (optional)** - The network may be extended by connecting another cable segment through a bidirectional amplifier (repeater).




Figure 1-3. Basic Ethernet Configuration

1.3.2 M4000 DIGITAL Ethernet Transceiver

Figure 1-4 shows an Ethernet transceiver connected to a coaxial cable segment. It also shows the DEC set of BNC cable and connector.




Figure 1-4 M4000 DIGITAL Ethernet Transceiver

1.3.3 Configuration Criteria

Physical limits are imposed on Ethernet networks to ensure optimum performance. The considerations for configuring an Ethernet system are as follows:

- A single coaxial cable segment may be of any length up to 500 meters (1640 feet) and must be terminated at both ends in its characteristic impedance (50 ohms).
- Up to 100 stations may be installed on a single coaxial cable segment, but transceivers must be spaced at least 2.5 meters (8.2 feet) apart.
- A transceiver cable may be of any length up to 50 meters (164 feet).
- A repeater may be used to extend the system by connecting two coaxial cable segments (through two transceivers) as shown in Figure 1-5.
- The network may also be extended using two remote repeaters with an optical point-to-point link of up to 1,000 meters (3,281 feet) as shown in Figure 1-6.
- Up to two repeater or remote repeater combinations may be used between any two points on the system.
- Up to 1,024 stations may be connected to an extended network. Such a network must be configured with no more than 2.50 km (1.54 miles) of separation between any two stations on the system (including point-to-point links and transceiver cables).




Figure 1-5. Extended Ethernet Configuration




Figure 1-6 Typical Large-Scale Ethernet Configuration

1.3.4 Communication Methods

The network method used in Ethernet systems is called branching bus topology and uses coaxial cable as the transmission medium.

The signaling method is Manchester-encoded digital baseband at a data rate of 10 MHz. The Manchester technique uses positive transitions in the center of the bit-cell to represent ones and negative transitions to represent zeros.

Each station provides a preamble at the beginning of its transmission on which the receiving stations synchronize and derive their internal timing. This reduces problems with line skew or variations in carrier frequency. During the data transmission, a station calculates a cyclic redundancy check (CRC) value, which it then appends to the end of the transmission.

1.3.5 Network Access and Communication Protocol

The server supplies power to the Ethernet transceiver on one twisted pair of the transceiver cable. Communications between the server and transceiver takes place on the following three signal pairs:

- **Transmit pair** - The server encodes and sends Manchester serial data on the transmit pair.
- **Receive pair** - The server receives Manchester-encoded serial data on the receive pair.

The server operates in a half-duplex mode and must function in either the transmit or receive mode at any instant in time. When the server is not transmitting, the transceiver monitors the coaxial cable for signal presence and reports the initiation of a transmission. The server reads the Ethernet address of the intended receiver and decides whether or not to accept the transmission.

- **Collision pair** - The transceiver reports a collision condition with another station by sending a 10 MHz carrier to the server on the collision pair. It also provides a test for the server's collision detection circuits by sending back a 10 MHz burst of about 2µs duration after every transmission. This is called the *heartbeat* check.

1.3.5.1 Network Access - There is no priority arbitration for access to an Ethernet system and all nodes and stations have equal access. Access is accomplished using a time contention/collision detection protocol called *carrier sense multiple with collision detection* (CSMA/CD).

1.3.5.2 Collision Detection - When two or more stations transmit at the same time, a collision occurs, causing garbled data. On detecting a collision, each transmitting station continues to transmit for a predetermined length of time. This enforces the collision to ensure its detection by all stations on the network.

- **Persistence:** On detecting a collision, all stations that were transmitting, or were ready to transmit, must first complete reception of the frame (interrupted by an exponential binary back-off algorithm) before attempting to transmit again. Back-to-back collisions and backoff reduces the possibility of another collision. Eventually, all stations acquire access to the channel and are able to complete their transmissions.
- **Slot Time:** Slot time is the maximum time of 51.2 μs in which collisions should occur on the network. This represents the maximum time from when a station starts to transmit to the time that it detects a collision with another transmitting station on the network. Any collisions detected within 51.2 μs is flagged as a late collision error.
- **Collision Sensitivity Test (Carrier Sense):** The IEEE 802.3 Ethernet standard provides a test of the receiver's collision detection circuitry by sending a 10 MHz burst of about 2 μs duration after every normal transmission. A collision circuit failure is reported as a receiver hardware error.

1.3.6.3 Data Frame Format - Each station transmits a frame of serial data in the format shown in Figure 1-7. Each byte of data is right-aligned within the format. Table 1-10 describes the byte format that make up a data frame.




Figure 1-7 Ethernet Data Frame Format

Table 1-10. Ethernet Data Frame Fields

Field	Name	Description
1	Frame Type	A 16-bit integer pattern of alternating 1s and 0s which received stations compare to verify the data type is as transmitted. For configurations that indicate that all incoming information is to be interpreted as data.
2	Destination Address	A 48-bit address of those stations the destination station. Each station has its own unique hardware address and registers this field to determine if a packet is for it. If the high-order bit of the first byte is 0, the destination address is unique to one particular station. If it is a 1, a logical group of computers or devices may be specified as a multiple address. A broadcast address of all 1s indicates that all stations on the network are to accept the data frame.
3	Source Address	This 48-bit address identifies the transmitting station.
4	Control Tag	This 16-bit address code identifies the control tag protocol associated with the frame which may include higher level protocols like sharing the network or control information in the data ring system.
5	Data Field	The data field contains the actual data being transferred. The length of this field is variable and depends on the protocol being used. The data field is padded with zeros to the minimum length of 46 bytes.
6	Frame Check Sequence	A 32-bit cyclic redundancy check (CRC) value used to verify the integrity of the data field. It is calculated by the sender and checked by the receiver.
7	Interframe Gap	Each station must supply an interframe gap of at least 9.6 microseconds before transmitting.

1.3.5.4 Ethernet Characteristics - Table 1-11 summarizes the main characteristics of an Ethernet network.

Table 1-11. Summary of Ethernet Characteristics

Characteristic	Value or Definition
Topology	Star/Bus
Transmission Medium	Copper cable using Manchester encoded digital baseband signaling
Data Rate	10 million bits per second (10 Mbps)
Maximum Separation of Stations	2.5 km (1.5 miles)
Maximum Number of Stations	1024 stations
Network Control	Multiple access with equal opportunity for all stations
Access Control	Carrier Sense Multiple Access with Collision Detection (CSMA/CD)
Data Frame Length	72 to 1518 bytes (with optional extensions) and 1500 bytes (with a standard maximum frame length)

2 Self-Test Program

2.1 General

The self-test program resides in terminal server program read-only memory (ROM). This chapter summarizes the self-test diagnostic modes and test sequences.

The program has four modes - three start-up modes under which it performs diagnostic hardware tests and one that reports fatal errors.

1. **Power-up mode** - Entered when power is applied, this mode starts and initializes the server loop.
2. **Initialized mode** - Entered only from the LAT operating software on an operational server.
3. **Manufacturing mode** - Entered only when the server is connected to a test station. All manufacturing mode failures are fatal errors.
4. **Keystroke mode** - Entered when the self-test detects a fatal error.

The self test can also be run under on-line debugging tool (ODT) procedures.

The initialized mode can only be entered from the LAT operating software. It allows the server manager to perform diagnostic hardware checks and keep an error as described in the *DEC Server 1100 Terminal Server Operations Guide*.

2.2 Self-Test Modes

2.2.1 Power-Up Mode

When power is applied, this mode resets and initializes the terminal server logic. If the reset-to-factory settings switch procedure is performed, it also restores the permanent server parameters to the electrically erasable programmable read only memory (EEPROM).

When power is applied, the JAM function of the addressing logic is set, encompassing the selection of program ROM and program RAM memory space. When the power has stabilized, the CPU starts up by fetching its initial stack pointer from location 0 in program ROM and its initial program counter from location 1.

2.2.1.1 Power-Up Flag - The memory test module checks the power-up flag and, if set, tests all 128K bytes of program RAM and clears the upper 128 bytes before calling the routine program. If the power-up flag is not set, the upper 128 bytes of program RAM are neither tested nor cleared. The initialization in that area controlling the initialization process remains in effect.

2.2.1.2 Reset Flag - If the reset flag is asserted by the switch to factory settings switch from the back panel of the server, the power-up routine copies the factory default server parameters from program ROM to EEPROM and clears the upper code area of EEPROM.

2.2.2 Initiated Mode

This mode is entered from the server software when the call to it is called by the INITIALIZE command in the program load routine. Instantaneous routine information is saved and the call test parameters can be used as required as requested.

Starting at the first test module subsequent to the power-up routine, it reads the call test parameters from a location in the upper 128 bytes of program RAM. Table 2.1 illustrates the parameter test full range.

Table 2-1 Integrated Mode Parameter Byte Bit Usage

Bits	Mode Name	Test Description
00000001	RAM	When set, enables automatic testing of program RAM
00000010	ALL TERM	When cleared, enables testing of all eight terminal ports
00000011	TERM	When set, enables testing of the terminal selected by bits 00000010
00000100	TERM n	Selects one of eight terminal ports for testing when bit 00000010, TERM, is set
00000101	LOOP MODE n	Enables one or a combination of the following four test modes: <ul style="list-style-type: none"> 00000101 Test Mode Selection 00000110 Loop Self-Test - Enables the self test to loop on itself. It enables the EEPROM read/write tests. 00000111 External Loopback Terminal - Enables external loopback tests of the terminal ports. 00001000 Disable NI External Loopback - Disables external loopback testing of the LANCE and NI chips and enables the LANCE internal loopback mode.

All program RAM memory addresses are tested except for the upper 128 bytes and the vector table addresses 000 through 1FF. The parameters stored in that area can be used or changed as required.

2.2.3 Manufacturing Mode

The self test checks whether the manufacturing mode flag is asserted by a test station. If the flag is set, the following changes are made in the test mode:

- The self test program keeps continually on itself.
- Extensive dynamic memory tests of program RAM are made.
- The Ethernet port and all terminal ports are tested in the external loopback mode.
- The read/write tests of EEPROM are disabled because of its limited life (about 10,000 cycles per byte).
- All errors are considered fatal, halting the test.
- The mode can only be left by removing the manufacturing mode jumper and restarting the program.

2.2.4 Error Mode

The self test calls the error mode when it detects a fatal error. (All errors are considered fatal in the manufacturing mode.)

The error mode writes the error code to a byte location in EEPROM if the location is not already occupied. It then stops the watchdog timer and halts.

In the manufacturing mode, a test restart is disabled until the error code in EEPROM is cleared by the correct up-level procedure.

Not all hardware failures are considered to be either fatal (hard) errors or nonfatal (soft) errors depending on their effect on the server's operation.

- **Soft errors** - Soft errors consist of failures that may or may not interfere with normal operation or cause the server to operate at less than full capacity.

On completion, the self test program sets the front panel LED indicator to blink and pushes a status parameter segment under the stack that identifies the error for later evaluation by the user - if desired.

- **Hard errors** - Hard errors are failures that can disable the server or cause irreparable or unsafe operation.

The front panel LED indicator turns on and the error mode is called. A nonfatal flag and all manufacturing mode failures are hard errors.

2.2.4.1 Nonfatal (Soft) Errors - Soft errors consist of the following types of failures:

- **FEFNUM** (checksum error)
- **LANFE** error (shortage or external loopback error)
- **Fatal** port errors (if any port is enabled)

Field replacement of the server is normally not necessary, but may be desirable. The server always tries to enter a normal operating state and signals that soft errors were encountered by blinking the back panel LED indicator.

Table 2-2 describes the soft error types. Table 2-3 describes the status parameter (longword 114 bytes) that the self-test pushes onto the stack before issuing a downtime load request.

Table 2-2 Nonfatal (Soft) Error Types

Error	Type Description
FEFNUM (checksum Error)	FEFNUM is divided into several data fields with a parameter value for each of the fields in each area.
LANFE (Error)	When the server is operating in the external loopback mode, the self-test flags an external loop failure on the LANFE. The external loopback mode is normally used in servicing the external loopback mode.
Fatal port errors	If any terminal ports that are in operation are producing errors, the self-test flags them in the status longword. The server indicates that it cannot perform operations until all eight ports are back in operation. If no operations are being performed, a time-out condition.

Table 2-3. Error Status Parameter Longword

Error Bits	Description
High Word	
<31:12>	Not used
<11>	NI heartbeat error
<10>	NI external loopback error
<9>	EEPROM checksum error in the FCO_LANCE register area
<8>	EEPROM checksum error in the server parameter area
<07:00>	EEPROM checksum error in the parameter areas for terminal ports 0 - 7
Low Word	
<15:00>	Not used
<07:00>	Terminal port error in ports 0 - 7

2.2.4.2 Fatal (Hard) Errors – Hard errors consist of the following types of failures:

- Program RAM data error
- Program ROM CRC error
- Timing error
- JAM error
- LANCE error
- Terminal port error (when all ports are not usable)

Table 2-4 describes the hard error types and Table 2-5 describes the hard error codes that are written to EEPROM. For the dual asynchronous receiver/transmitter (DART) tests under routine (R) in <05> of the error code is set and is ORed with the bits identifying the failing test. A value of 0x0000 example indicates that all five tests have failed.

Table 2-4: Fatal (Hard) Error Types

Error Type	Description
Program RAM Data Error	A program RAM data write/verify is an memory test
Program ROM CRC Error	Any error detected on a CRC-16 calculation of program ROM
Timer Error	An failure detected by the refresh or watchdog timer test
JAM Error	The test failed to acquire from program ROM and continue from program RAM. Testing must be completed from program ROM.
LANE Error	An error detected during initialization or in an external hardware operation test
Terminal Port Error	If none of the eight terminal ports is usable, the system is ready for operation.

Table 2-5: Fatal (Hard) Error Codes Written to EPCOM

Error Code	Logic Test
Module 1	
01	Program RAM read/write data test
02	Program ROM CRC test
03	PA PROM checksum test
04	EEPROM checksum test
05	Program RAM dynamic read/write data test
06	Refresh timer test
07	Wdt timer test
08	EEPROM read/write data test
Module 2	
11	RNRDY character length parity test
12	Terminal/receive break test
13	Buffer overflow/FIFO depth test
14	Buffer framing error test
15	Flow hand rate test

**Table 2-5: Fatal (Hard) Error Codes Written to EEPROM
(Cont)**

Error Code	Logic Test
<i>Module C</i>	
50	LANCE internal loopback test with multiple data frames
51	LANCE broadcast address test
52	Transmit CRC logic test
53	Receive CRC logic test (good CRC)
54	Receive CRC logic test (bad CRC)
55	Collision detection and retry test
56	Accept multicast address test
57	Reject multicast address test
58	Reject physical address test
59	External loopback test
5B	Network interconnect (NI) heartbeat test (soft error)
<i>Module D</i>	
41	Exercise terminal port test failure
42	Exercise LANCE test failure
47	Exercise terminal port and LANCE test failure

Table 2-6 lists the base address allocation for EEPROM. The circuit timer and keep-alive timer values, and the server number, type, name and location are referenced and maintained by the LAI software. They are not related to, and should not be confused with, server hardware constants (such as the watchdog timer and the refresh timer).

Table 2-6: EEPROM Address Space Allocation

Byte Address	Usage
000	Circuit ID/IDN
001	Keep-alive timer
002 - 003	Server number
004 - 005	Server type
006	Server name length
007 - 016	Server name
017	Location length
018 - 027	Location
028	Privileged password length
029 - 02F	Privileged password
02F	Login password length
030 - 037	Login password
038	Software ID length
039 - 03F	Software ID
040	Console terminal
041	Server characteristics
042	Login limit
043	Space
044	Chip ID/IDN
045	Hardware status
046	Diagnostic test bits
047 - 049	Space
04A	SCD revision level
04B	Self-test revision level
04C	Space
04D	SCD revision level
04E	LANCE revision level
04F	Checksum
050 - 057	Terminal 1 parameters
058 - 05B	Terminal 2 parameters
05C - 05F	Terminal 3 parameters
060 - 067	Terminal 4 parameters
068 - 06F	Terminal 5 parameters
070 - 077	Terminal 6 parameters
078 - 07F	Terminal 7 parameters
080 - 08F	Terminal 8 parameters

2.3 Diagnostic Modules

The self-test provides four main routines that run the following diagnostic tests on the terminal server logic:

- Module A – Server memory and timer tests
- Module B – DART transmit/receive tests
- Module C – Network interconnect (NI) transmit/receive tests
- Module D – Hardware exercises

The self-test performs a step-by-step probe of the server hardware with each test module being called and performed in sequence. Module A is entered following a power-up sequence or when the self-test is entered in the initialized mode. On a "Successful Pass" indicator, each test proceeds to the next one unless a fatal error is detected.

2.3.1 Module A – Memory and Timer Tests

Module A executes from program ROM and performs the sequence of tests shown in Table 2-7.

Table 2-7: Module A – Memory and Timer Tests

Test Number	Test Name	Test Function
1	Program RAM Basic Read/Write Test	Tests all program RAM locations. The upper 128 bytes are not tested unless the power-up flag is set.
2	Program ROM CRC Test	Performs CRC-16 calculations on all program ROM locations including the stored CRC value.
3	PA PROM Checksum Test	Performs a 16-bit checksum calculation on all Ethernet physical address PROM (PA PROM) locations according to the Ethernet specification.
4	EEPROM Checksum Test	Performs an 8-bit checksum calculation on all EEPROM locations.

Table 2-7: Module A – Memory and Timer Tests (Cont)

Test Number	Test Name	Test Function
4	Program RAM Dynamic Read/Write Test	Performs extended dynamic tests of program RAM using a modified moving inversion algorithm. This test is performed only when the long memory test (LONG) mode is set in the initialized or manufacturing modes.
5	Refresh Timer Test (IPL7)	Tests refresh timer interrupts at IPL level 7.
7	Watching Timer Test (IPL4)	Sets the CPU to IPL7 and loads the counter with a 10 ms value. It then decrements the IPL of the CPU and checks that the timer interrupts with the correct vector address when the CPU level is at IPL3.
8	EEPROM Read/Write Test	Verifies that the EEPROM can be written and read. This test is not enabled in either the manufacturing or self-test loop modes.

2.3.2 Module B – DART Transmit/Receive Tests

An image of module B is written to program RAM from where it performs the sequence of tests shown in Table 2-8.

Table 2-8: Module B – DART Transmit/Receive Tests

Test Number	Test Name	Test Function
1	RNRDY, Character Length, and Parity Test	Transmits characters of varying length and parity. Services the activity under receive interrupts and checks that the received data is zero-extended to the most significant bit for the different character lengths.
2	Start/Stop Break Command Transmit and Receive Test	Issues the START BREAK and STOP BREAK commands, checking that the change break status bit sets and clears and that the first FIFO location is loaded with the break character.
3	FIFO Depth and Parity/Overflow Error Test	Transmits data sequences that fill the FIFO buffer and tests for interrupts on the FIFO full and overflow error flag.
4	Frame Framing Error Test	Selects different transmit and receive speeds (external loop mode only). Tests the framing error flag and for any test stop bits.
5	Basic Transmit, Receive and Baud Rate Select Test	Transmits characters at varying baud rates and checks that they are serviced within timed intervals.

2.3.3 Module C - Network Interconnect (NI) Transmit/Receive Tests

An image of module C is written to program RAM from where it performs the sequence of LANCE/SIA tests as shown in Table 2-3. Tests 1 through 6 are internal loopback tests and any failure is a fatal error.

Table 2-3: Module C - Network Interconnect (NI) Transmit/Receive Tests

Test Number	Test Name	Test Function
1	Internal Loopback Test	Transmits external data frame loops using the LANCE physical Ethernet address as both the destination and source address.
2	CRC Logic Test	This test performs the following three subtests: <ul style="list-style-type: none">A. Transmit CRC Logic Test - Transmits a data frame with the transmit CRC enabled. Compares the received CRC with a pre-calculated value.B. Receive CRC Logic Test - Transmits a data frame with a pre-calculated CRC value and with the transmit CRC disabled. Compares the received CRC with a pre-calculated value.C. Receive Bad CRC Test - Transmits a data frame with a bad CRC value and with the transmit CRC disabled. Checks that the receive CRC logic detects the error.
3	Collision Test	Transmits a data frame with the collision detected bit set in the LANCE mode register. The LANCE should set the 16th error bit after the 16th detection and transmission retry failure.
4	Multicast Address Test	Tests the ability of the LANCE to accept or reject data frames with the multicast bit set in the destination address.
5	Physical Address Test	Transmits a data frame with a destination address not equal to the LANCE. Checks on the transmit status and unexpected interrupts.
6	Data Chain Byte Swap Broadcast Address Test	Transmits a data frame to the broadcast address with the byte swap bit set. The receiver should accept the data frame and store it in two receive buffers.
7	External Loopback Test	Transmits loopback data frames to verify the path from the LANCE through the SIA and the Ethernet transceiver. This test is normally enabled but may be disabled in the normal mode.

2.3.4 Module D - Hardware Exercises

An image of module D is written to program RAM from where it performs the types of hardware exercises shown in Table 2-10.

Table 2-10: Module D - Hardware Exercises

Test Number	Test Name	Test Function
1	Maximum Activity Test	This test passes incoming input/output data frames through the LAN/E while passing internal receive data through all available internal ports. The test detects maximum internal receive activity including bus contention between the LAN/E DMA engine and HART interrupt receive channels.

On successful completion of all self-test modules, the self-test program runs the main test program.

3

Initialize Program

3.1 General

The initialize program resides in the program ROM and is entered on completion of the self-test program or on a fatal bugcheck error.

Following the self-test, the initialize program transmits a request for a dynamic load of the LAT operating software (the server software) from a load host volunteer. This takes place unless the self-test detected fatal hardware errors or the Ethernet loopback test failed. For a DECserver 100 to be placed into operation, at least one active DECnet Phase IV host is required on the network.

If enabled by the server manager, the initialize program makes a request for an update dump of the entire contents of program RAM on a fatal bugcheck (if not caused by the watchdog timer).

The initialize program supports the following server start-up and operating functions:

- Part 1 Transmits a request program load message on the Ethernet for a dynamic load of the server software.
- Part 2 Processes dynamic load records from the load host, stores the server software in program RAM, and displays the load status on the console terminal.
- Part 3 Displays the "Fatal bugcheck" message on the console terminal if a fatal error condition is detected by the LAT operating software.
- Part 4 If enabled to do so, transmits an update dump of all server program RAM contents to a dump host after a fatal bugcheck.

3.2 Downline Load

The initialize program displays a series of messages on the console terminal that report the progress of the downline load procedure.

3.2.1 Downline Load Messages

If the self-test did not detect any errors, it turns on the LED indicator and calls the initialize program. If any nonfatal (soft) hardware errors were detected, however, it sets the LED indicator to blink and calls the initialize program which displays the soft error WARNING message (described in Section 2.1.1). When the load procedure begins, the first of the following messages is displayed: the terminal writes a Ethernet address and the firmware version number. The second message is displayed by the server following transmission of the request program load message. The message is repeated every 30 seconds if the load fails or if a load load volunteer is not immediately available.

```
local 00:00 initializing 00:00:00 00:00:00 00:00:00 00:00:00 00:00:00
```

```
local 00:00 waiting for 00:00:00
```

When a load host volunteer responds, the load procedure is started and the following message is displayed, identifying the load host Ethernet address.

```
local 00:00 loading from host 00:00:00 00:00:00 00:00:00
```

If the load procedure is interrupted or the downline load message is not received from the host within 30 seconds, the following message is displayed and the load procedure is restarted.

```
local 00:00 load failure 00:00:00
```

On successful completion of the load, the following message is displayed and the program control transfers to the server software (or to ODI, if enabled).

```
local 00:00 load complete
```

A user logs on to the server by pressing the RETURN key and entering a valid user name at the prompt. The server software responds and returns the Local? prompt as follows:

```
00:00:00 Local Server V1.0 00:00:00 00:00:00
```

```
local 00:00 > 00:00 < 00:00 >
```

```
00:00:00
```

3.2.2 Downline Load Procedure

The downline load procedure uses the standard maintenance operations procedure (MOP). The procedure occurs on the terminal server and the load host system consists of the following steps:

1. On completion of the self-test program (with other than a hard error or Ethernet loopback failure), the server (load host) sends a request program load message to the load assistance volunteer multicast address.
2. Host systems supporting the software identification field in the request program load message attempt to locate the file under their system load default directory using a DECnet database.

Host systems that support the downline load, but not the software identification as the file name, search the DECnet database for the server's Ethernet address and attempt to load the file defined in the database entry.

Host systems that locate the file and volunteer load assistance, send an assistance volunteer message to the requesting server.

3. The server selects the first assistance volunteer it receives and retransmits the request program load message, addressed to the selected assistance volunteer (the load host).
4. The load host initiates the DOWNLINE LOAD BY ADDRESSING (DLBA) or a memory load message containing the first record of the server software image file.
5. The server loads the first memory load message to memory (then sends additional request memory load message to the linked load host).
6. The linked load host sends subsequent memory load messages containing sequential server software records. The server responds to each memory load message by sending another request memory load message.
7. When all records have been loaded to the server, the load host sends the parameter load with transfer address message and terminates its downline load process.
8. The server acknowledges with a final request the load host message and starts up the acquired server software to become fully operational.

3.3 Uptime Dump

For an uptime dump to take place, the uptime dump parameter must be enabled in the server manager. The initiate program then sends an uptime dump request to the original host based on a delay length that is not covered by the watchdog timer:

During an uptime dump procedure, the initiate program dumps an image of the entire server memory contents (including the LAT operating software) using the standard dump mode operation protocol (MOP). It also displays a series of messages on the console terminal that report the progress of the dump.

3.3.1 Uptime Dump Messages

The following message is displayed when the server has requested an uptime dump:

```
local 303 Making the image dump
```

When the dump host responds and the uptime dump procedure is started, the following message is displayed, identifying the dump host Ethernet address:

```
local 304 Dumping to host 44 00 00 00 00 00
```

On successful completion of the dump, the following message is displayed and control returns to the self-test program via the Q177.1 routine:

```
local 307 Image dump complete
```

3.3.2 Update Dump Procedure

The update dump procedure that takes place between the server and the dump host consists of the following steps:

1. To initiate a dump, the initiator program sends a request dump service message to the original host host. If the original host host services the request, it sends a request memory dump message to the server and proceeds to step 3, eliminating the next three steps.
2. If the original host host does not respond to the request dump service message in 10 seconds, the server retransmits the request dump service message to the local assistance volunteer host host address.
3. Host systems supporting the request dump service message first verify if they support dumps from the requesting server. Hosts that volunteer assistance send an assistance volunteer message to the server.
4. The server selects the first assistance volunteer that responds and retransmits the request dump service message, addressed to the selected assistance volunteer (dump host).
5. The linked dump host starts the update dump sequence by sending a request memory dump message to the server.
6. The server responds to each request memory dump message from the host with a requested memory dump record containing the image data of each section of program RAM. All server memory contents are dumped, including instructions and data.
7. The linked dump host receives each memory dump message, stores the message in sequential records in a server dump file and sends another request memory dump message to the server.
8. The process continues until the server receives a dump complete message from the linked dump host, and the dump host terminates its update dump process. The server then enters OFF and enables the post dump analysis and enters the self-test program.

3.4 Status and Error Messages

During a shutdown load, the server software is always enabled and starts operation by displaying any available error codes reported by the self test. However, certain types of the self test failures may cause the shutdown load procedure to be started or restarted.

3.4.1 Ethernet Loopback Error Message

If an Ethernet loopback test failed under the self-test, a downtime load is not attempted and the following message is displayed:

```
Local 910: Loop test not attempted, network communication failure
```

A power-up or server re-initialization of "TRILLIP" is then required to clear the condition.

The above message indicates that the server cannot access the Ethernet, possibly because of transmitter or cabling problems that should first be corrected. Typing a CTRILLIP on the console terminal re-initializes the server and transmits another downtime load request.

Re-initialization takes place only if the downtime load procedure fails. CTRILLIP has no effect if the LAT software starts up successfully after a successful downtime load. This prevents unauthorized users from re-initializing the server during a normal downtime load process, but does not affect later requests in the server messages.

3.4.2 Nonfatal (Soft) Error Message

If the self-test did not detect any errors, it turns on the LKID indicator and calls the initialize program.

If any nonfatal (soft) errors were detected, however, it sets the LKID indicator to blink and calls the initialize program. The initialize program displays the following message:

```
Local 911: 000105 Nonfatal hardware error detected  
Server code xxxx, terminal code 00 00 00 00 00 00
```

The message format supplies the following information:

Server code xxxx

This four-bit code indicates the nonfatal error type. Heading from left to right, each x may be a 0 or 1 with a 1 indicating the following problem:

0 Ethernet hardware error

1 Ethernet loopback error

0 0 0 1 LANCF (checksum) error

1 1 1 1 Server initialization checksum error

Terminal code: nn nn nn nn nn nn nn nn

Reading from left to right, each two-bit code indicates a specific error condition for a terminal (1 through 8).

A 1 in any pair of bits, reading from left to right, indicates either or both of the following problems with the terminal:

- Terminal port error
- Terminal parameters checksum error

3.4.3 Load Failure or Timeout Error Message

If the load procedure is interrupted or the discipline load message is not received from the host within 30 seconds, the following message is displayed and the load procedure is restarted.

Local -912- load failure, timeout

3.4.4 Fatal Bugcheck Error Message

The following message is displayed on a fatal bugcheck.

Local 013 fatal bugcheck PC=0000, SP=0000, IR=0000, CR=0000

The message displays the contents of the CPU program counter (PC), stack pointer (SP), and status register (SR) at the time of the failure.

The MEM field displays the illegal memory address on an addressing error or displays the address of the instruction that may have caused the failure. The CODE field gives the reason for the failure as listed in Table 3-1.

Table 2-1: System Crash Error Codes

Code Description

CPM Exceptions

2	Bus error
3	Address error
4	Illegal instruction
5	Divide by zero
6	CHK instruction
7	TRAPV instruction
8	Privilege violation
9	Trace
A	Line 1010 emulator
B	Line 1111 emulator
C	Other
D	Spurious interrupt

Self-Test Error Codes (Program RAM)

11	NI port hardware memory error
12	NI port initialization memory error
14	NI port transmit buffer error
15	Stack error recovered in idle loop
16	Checksum error
17	Invalid error
18	Invalid error
19	Invalid error
20	Invalid error
21	Invalid error
22	Invalid error
23	Invalid error
24	Invalid error
25	Invalid error
26	Invalid error
27	Invalid error
28	Invalid error
29	Invalid error
30	Invalid error
31	Invalid error
32	Invalid error
33	Invalid error
34	Invalid error
35	Invalid error
36	Invalid error
37	Invalid error
38	Invalid error
39	Invalid error
40	Invalid error
41	Invalid error
42	Invalid error
43	Invalid error
44	Invalid error
45	Invalid error
46	Invalid error
47	Invalid error
48	Invalid error
49	Invalid error
50	Invalid error
51	Invalid error
52	Invalid error
53	Invalid error
54	Invalid error
55	Invalid error
56	Invalid error
57	Invalid error
58	Invalid error
59	Invalid error
60	Invalid error
61	Invalid error
62	Invalid error
63	Invalid error
64	Invalid error
65	Invalid error
66	Invalid error
67	Invalid error
68	Invalid error
69	Invalid error
70	Invalid error
71	Invalid error
72	Invalid error
73	Invalid error
74	Invalid error
75	Invalid error
76	Invalid error
77	Invalid error
78	Invalid error
79	Invalid error
80	Invalid error
81	Invalid error
82	Invalid error
83	Invalid error
84	Invalid error
85	Invalid error
86	Invalid error
87	Invalid error
88	Invalid error
89	Invalid error
90	Invalid error
91	Invalid error
92	Invalid error
93	Invalid error
94	Invalid error
95	Invalid error
96	Invalid error
97	Invalid error
98	Invalid error
99	Invalid error

Self-Test Error Codes (Program RAM)

200	LAU software checksum error
211	NI port hardware memory error
212	NI port initialization memory error
214	NI port transmit buffer error
215	Stack error recovered in idle loop
216	Checksum error
217	Invalid error

Table 3-1 System Crash Error Codes (Cont)

Code	Description
218	Unable to allocate XCH
219	Unmasked completion error
220	Local output completion error
221	REPROM write block error
222	Empty on output queue with no signal
223	Transmission too long
224	Cannot find status
225	No available control control blocks
226	Local pool allocation error
227	Illegal local output state
228	Service defined with no nodes
229	Duplicate node service name found

3.4.5 Timeout, Abort Dump Message

When a timeout occurs during an upline dump, the following error message is displayed and the dump aborted. Program control then transfers to the self-test (or to ODI, if enabled):

```
Msg# 914 Timeout, dump aborted
```

3.4.6 Load or Dump Failure Message

The following error message is displayed if a downline load or upline dump procedure fails to transmit a load or dump message after ten attempts:

```
Msg# 915 Transmission failure after ten attempts
```

For a downline load, the procedure is restarted. For an upline dump, the procedure is aborted and program control transfers to the self-test (or to ODI, if enabled):

3.4.7 Bad Image File Message

The following error message is displayed on these conditions.

- A downtime load memory load message specifies an odd memory address or an address in the interrupt vector area.
- A parameter load with transfer address message specifies an odd transfer address.

local 916 invalid image file, load abort'ed

On-Line Debugging Tool (ODT)

4.1 General

The on-line debugging tool (ODT) is a specialized console program that resides in the program ROM. It can be entered only at the console terminal from the privileged mode of the LAT operating software or from the self test manufacturing mode. If enabled by the server manager, it may also be invoked following a downtime load or fatal hangback.

ODT provides the local input language for server managers or service personnel and takes the place of most of the keys and switches normally present on a CPU front panel. It is intended for use by diagnostic specialists under ongoing reliability test (ORT) procedures and by authorized server, system, or network managers in resolving hardware or network problems.

4.1.1 Test-4 Requirements

The following requirements must be considered before attempting to enter ODT:

- When entered from the self-test manufacturing mode, the default console terminal (port 1) must be configured to the factory-set characteristics stored in EEPROM (in bit characters with no parity at 9600 baud).
- When entered from the LAT software, ODT uses the existing characteristics for the console terminal.

4.1.2 Entering ODT

ODT may be called by one of several conditions or procedures listed, which are described, relative to the asterisk (*) prompt.

4.1.2.1 Entering ODT from the Self-Test Manufacturing Mode - The manufacturing operator enters ODT by typing a CTRL/SHIFT/S on the console keyboard (holding down the CTRL and SHIFT keys then pressing the S key). The operator can then run, single-step, or loop on the self-test program, set test parameters and loop on errors.

4.1.2.2 Entering ODT from the LAT Operating Software - Before the server manager can enter ODT, it must be enabled by one of the following privileged commands:

- `local> SET (SERVER) ODT ENABLED` - Sets the dynamic parameter, enabling ODT
- `local> DEFINE (SERVER) ODT ENABLED` - Sets the permanent parameter in EEPROM, but does not enable ODT unless the server is re-initialized

While it is enabled, ODT is entered if one of the following conditions occurs:

- When the privileged ODT command is given
- On a system crash if enabled
- On a server re-initialization if enabled
- On the execution of a program with set ODT breakpoint

4.2 ODT Command Functions

ODT commands consist of one to three characters typed after the asterisk (*) prompt and are terminated by a carriage return or a line feed. ODT interprets command inputs and output values as hexadecimal (hex) digits.

4.2.1 Command Input Errors

On a recognized input error, ODT responds with one of the error message codes listed in Table 4-1.

Table 4-1: ODT Command Error Codes

Error Code	Name	Definition
RE	Range Error	The lower memory dump address is higher than the highest specified address or the specified CPU register address is out of range (0 - 7).
CE	Command Error	Unrecognized command input.

4.2.2 Command Summary

ODT commands are organized into the following functional groups:

- Memory and device register commands
- CPU register commands
- Dump commands
- Program control commands
- Breakpoint commands

Table 4-2 lists the ODT commands according to command groups and briefly describes their functions.

Table 4-2: On-Line Debugging Tool (ODT) Commands

Command	Name	Function
<i>Memory and I/O Register Commands</i>		
X:	Examine	Opens and displays the contents of word address where <i>n</i> is the address of the word to be examined. If word address is omitted to produce an even address.
EH:	Examine byte	Opens and displays the contents of a byte address where <i>n</i> is the even or odd address of the byte to be examined.
<RET>	Carriage return	Terminates an ODT command and is always a carriage return address.
ADR:	Auto load	Opens the currently active address and opens and displays the next sequential address.
<i>CPU Register Commands</i>		
SR or DR:	CPU register	Opens and displays the contents of a CPU address of data register. <i>n</i> is a specific CPU register number (0-7).
SR:	CPU register register	Opens and displays the contents of the CPU register register (0-7).
<i>Display Commands</i>		
DD:	Memory dump	Displays the contents of a block of memory addresses where <i>n</i> is the even number of the block and <i>k</i> is the last address.
- (TKL) :	Half dump	Makes a memory dump and returns to the ODT prompt (P).
DR:	Register dump	Displays the contents of the internal CPU registers.
<i>Program Control Commands</i>		
GO:	Go	Starts or continues program execution after a program or branch point has been set up. Execution starts at the address of the next available instruction condition from the current PC address.

Table 4-2: On-Line Debugging Tool (ODT) Commands (Cont)

Command	Name	Function
SS	Single step enable	Enables the single step mode, allowing the current program to be executed one step at a time.
NS	Single step disable	Disables the single step mode.
Breakpoint Commands		
Bn	Breakpoint set	Sets a breakpoint at breakpoint where n is the breakpoint number (01-99) and r specifies the memory address for the breakpoint. Breakpoints 01-99 allow a software trap from up to 9 instructions. Breakpoints 00 allow a hardware address to be set without a trap generated.
Bn	Breakpoint clear	Clears breakpoint n (00-99). If n is not specified, all user breakpoints are cleared.
BH	Display breakpoints	Displays the first breakpoint table entry. The other eight entries contain the second through the eighth breakpoint addresses and can be displayed in sequence using the LINK NEXT key.

4.3 Accessing Terminal Server Address Space

The server manager or privileged operator has access to all terminal server memory and device addresses as shown in Table 4-3.

Table 4-3: Terminal Server Address Ranges

Server Memory or Device	Physical Address Range (in hex)
Program RAM	000000 - 01FFFF
EEPROM	000000 - 0000FF
DART 0	10000000 - 100000FF
DART 1	10000100 - 100001FF
DART 2	10000200 - 100002FF
DART 3	10000300 - 100003FF
LANCE	10000400 - 100004FF
Program ROM	10000500 - 100005FF
PA FROM	10000600 - 100006FF

An ODT command accepts up to 6 hexadecimal (hex) digits in the address specifier. However, the restrictions given in Chapter 5 for accessing program ROM, program RAM, and the DART and LANCE internal registers must be followed. ODT provides commands that access the CPU internal registers separately because they are not part of the external memory or device address space.

4.3.1 Memory and Device Register Commands

Only one memory or device register location can be opened at a time to display the contents for examination or changes. Opening a location with another location open, closes the currently open location before opening the next one.

4.3.1.1 Examine (E) Command - To open a word location, type E followed by a space and the address to be displayed. If an odd address is entered, the low-order bit is masked out and the even word address is opened. Pressing the RETURN key (<RET>) terminates the command.

For example:

```
*E 1000<RET>      - Entry
001000 = 0123    - Response
```

If the command location 1000 is open and no change is desired, pressing RETURN closes the location. OUT returns the asterisk prompt and another command may be issued.

If the contents of the currently open word location are to be changed, type the new contents before pressing <RETURN> to close the location.

For example:

```
*E 1000<RET>      - Entry
001000 = 0123 0210<RET> - Response and change
```

Pressing the LINE FEED key (<LF>) instead of RETURN closes the currently open word location and opens the next sequential word location.

For example:

```
*E 1000<RET>      - Entry
001000 = 0123<LF> - Response
001002 = 0567    - Response
```

4.3.1.2 Examine Byte (EB) Command - To open a byte location, type EB followed by a space and the address to be displayed. Pressing the RETURN key (<RET>) executes the command.

For example:

```
*EB 1000<RET>     - Entry
001000 = 23      - Response

or

*EB 1001<RET>     - Entry
001001 = 01      - Response
```

If the command location 1000 is open and no change is desired, pressing RETURN closes the location. ODT returns the asterisk prompt and another command may be issued.

If the contents of the currently open byte location are to be changed, type the new contents before pressing RETURN to close the location.

For example:

```
*E0 1000 <RET>      Entry
001000 = 23 54 <RET> Response and change
```

Pressing the LINE FEED key (<LF>) instead of RETURN closes the currently open byte location and opens and displays the next sequential byte location.

For example:

```
*E0 1000 <RET>      - Entry
001000 = 23 <LF>    Response
001001 = 01         Response
```

4.3.2 CPU Register Commands

4.3.2.1 CPU Address Register (A_n) Command - One of the CPU address registers, A_n, is opened and displayed using the following command format:

```
*An <RET>          - Where n is the address register number (0-7)
```

For example:

```
*A5 <RET>          - Entry
A5 = (000)111     - Response (contents of address register A5)
```

4.3.2.2 CPU Data Register (DR) Command - One of the CPU data registers, D0-D7, is opened and displayed using the following command format:

***DR<n>** - Where *n* is the data register number (0-7)

For example:

***D0<RET>** - Entry
D0 = 00001234 - Response (contents of data register D0)

When these registers are opened, the contents are available for examination. The register contents may be changed by typing in the new value before pressing LINE FEED or RETURN as described for the Examine (E) command.

If the input value for *n* in the command is not in the specified range (0-7), the range-error (RE) message is displayed, followed by the asterisk prompt.

4.3.2.3 CPU Status Register (SR) Command - The CPU status register is opened and displayed using the following command format:

***SR<RET>** - Entry
SR = 7761 - Response

The procedure for changing the status register is the same as for the address and data registers.

4.3.3 Dump Commands

The Dump commands are useful during troubleshooting to display program and hardware status.

4.3.3.1 Memory Dump (D) Command - The contents of a block of terminal server memory and DART register addresses may be dumped using the D command. Although LANCE address space can be included in the dump, LANCE registers cannot be accessed with the D command and are always read as zeros.

A memory dump is started by typing the D command, followed by a space and the low address, followed by a space and the high address, as given in the following format.

***D r k<RET>** - Where *r* is the address of the first location and *k* is the address of the last location

The specified range of memory addresses are then dumped in word format as shown in the following example.

```
OD 1000 1027 <RET>      - Entry  
  
001000  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnnnnnnnnnnnnnn  
001010  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnnnnnnnnnnnnnn  
001020  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnnnnnnnnnnnnnn
```

Here, n represents the hex value for each nibble (4 bits) of the dumped memory location. Each n represents the ASCII code equivalent of each pair of bits (8 bits). A period in any position indicates a nonprinting character.

The word address of the first location dumped on a line is displayed at the start of each line. A maximum of eight sequential words of memory are dumped per line. If an odd word address is entered, the low order bit is masked out, producing an even address. If the low address is entered greater than the high address, the range error (RE) message is displayed and the prompt for another command input is given.

4.3.3.2 Halt Dump (CTRL/C) Command - Typing a CTRL-C (pressing and holding the CTRL key then pressing the C key) halts the memory dump and ODT returns to the asterisk (*) prompt. This is most useful if errors are made while typing in the address range.

4.3.3.3 Register Dump (RD) Command - Typing RD dumps the word (16 bits) contents of the following CPU internal registers.

- Address registers (A0-A7)
- Data registers (D0-D7)
- Program counter (PC)
- Status register (SR)

The register contents are displayed in the following format:

*R0<RET>

A0 = hexadecimal	A1 = hexadecimal	A2 = hexadecimal	A3 = hexadecimal
A4 = hexadecimal	A5 = hexadecimal	A6 = hexadecimal	A7 = hexadecimal
B0 = hexadecimal	B1 = hexadecimal	B2 = hexadecimal	B3 = hexadecimal
B4 = hexadecimal	B5 = hexadecimal	B6 = hexadecimal	B7 = hexadecimal
PC = hexadecimal	SR = value		

Here, a represents a hexadecimal digit. Register A7 is always the supervisor stack pointer because the self-test and LAT programs execute in the supervisor mode. The above registers are not opened for changes. The CPU register commands must be used to change their contents.

4.4 Running Programs Under ODT

This is a description of the ODT command functions that may be used when debugging under the self-test program or the LAT operating software.

4.4.1 Program Control Commands

4.4.1.1 Go (G) Command—The Go (G) command starts the program or continues its operation after a breakpoint or program halt. It is given in the following format:

*G <RET>

- Where r is the location to begin program execution. If the r is omitted, execution begins at the address specified by the current PC. If an odd address is entered as the new PC, the low-order bit is masked out to produce an even address.

4.4.1.2 Single Step Enable (SS) Command—When enabled, the single step mode allows each instruction to be executed in sequence. The command is given in the following format:

*SS<RET>

Entry

After each step, ODT displays a message in the following format:

SS r

- Where r is the value of the current PC.

The Go (G) command may then be used to start or continue program execution.

For example:

- *SS<SET> - Entry: (single step enable command)
- *G 1000<RET> - Entry: (The Go command starts the program at location 1000.)
- SS 001002 - Response: (Go executes one instruction, then displays SS, followed by the updated PC value.)
- *G<RET> - Entry: (Go continues, executing the next instruction.)
- SS 001004 - Response:
- * - Prompt for the next command.

4.4.1.3 Single Step Disable (SSD) Command - Single step is disabled by giving the following command:

- *SS<SET> - Entry: (ODT leaves the single step mode.)

4.4.2 Breakpoint Commands

ODT maintains a breakpoint table that may be displayed but not opened for changes. Any changes to the breakpoint table must be made using the defined breakpoint commands.

Up to nine breakpoints (0 to 8) can be set. Breakpoints 0 to 7 allow the software to trap and suspend operation from up to eight locations. A trap from breakpoint 8 causes a temporary suspension of the program while ODT generates a synchronizing signal to the oscilloscope test point on the terminal server module.

A breakpoint can be set in any location fetched from program RAM as an instruction but not as data. When a breakpoint is set, ODT replaces the contents of the breakpoint location with a trap instruction that suspends program operation and returns to ODT.

4.4.2.1 Breakpoint Set (Bn) Command - A breakpoint can be set or changed using the following command:

- *Bn r - Where n is the breakpoint number and r is the breakpoint location.

For example:

```
*B 10000000
```

- Breakpoint entry. (Program halts operation when it tries to fetch location 10000000)

4.4.2.2 Breakpoint Clear (BC) Command - A breakpoint may be cleared using the following command:

```
*BC n
```

- Where n is the number of the breakpoint to be cleared. If the input value for n is not in range (0 to 31), ODT returns the error (ERR) message followed by the asterisk prompt.

If n is not specified, all breakpoints are cleared.

4.4.2.3 Display Breakpoints (DB) Command - The DB command displays that does not repeat the first entry in the breakpoint table. The next eight breakpoints can then be displayed in sequence using the line feed (<LF>) key.

For example:

```
*DB 00000000
*DB 00100000
```

ERR
Response and <LF> error.
Next line (the *HET) entry terminates the command.

4.4.2.4 Breakpoint Message - When the program encounters a breakpoint, ODT returns control and displays a message in the following format:

```
B n r
```

Where n is the breakpoint number and r is the breakpoint address.

For example:

```
B 1 001000
```

Displays breakpoint message
Returns the ODT prompt

In this example, the program halted after reaching breakpoint 1 at location (00)001000 displays the asterisk prompt and waits for a command input.

1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100

CHAPTER 5

1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100

5

Functional Logic Description

5.1 General

This chapter provides a functional description of the terminal server logic. Descriptions are to the block diagram level and are intended for use with the maintenance print set.

Figure 5-1 contains the following four logic sections:

- Main computer logic

- Central processor unit (CPU)
- Data address bus
- Data bus control logic
- System clock logic
- Bus arbiter logic
- Interrupt control logic
- Counters and timers

- Terminal server memory

- Address decode logic
- 128K bytes of program random access memory (program RAM)
- 128K bytes of program read-only memory (program ROM)
- 512 bytes of electrically erasable programmable ROM (EEPROM)
- 12 bytes of physical address programmable ROM (PA PROM)

• **Terminal interface:**

Four dual in-line package (DIP) transmitter (UART) chips
Eight RS-232C/RTTY V.24 compatible drivers/receivers

• **Ethernet interface:**

Local area network controller for Ethernet (LANC)
Serial interface adapter (SIA)

5.2 Microcomputer Logic

This section describes the CPU and data/address bus signals and the supporting CPU logic.

5.2.1 Control Processor Unit (CPU) and Data/Address Bus

Figure 5-2 is a block diagram of the 68000 CPU as it is used in the DEC Server 500 configuration.

The 68000 is a fully implemented 16-bit microcomputer that uses very large scale integration (VLSI) technology and provides direct memory addressing for up to 16 megabytes (16M bytes). Its operating features include a comprehensive instruction set that uses multiple addressing modes and data types.

Table 5-1 describes the CPU and data/address bus signals used in the DEC Server 500 configuration.




Figure 8-1. DECserver 100 Terminal Server Logic Block Diagram




FIGURE 8-2

Figure 8-2 CPU Block Diagram

Table 6-5: CPU and Data/Address Bus Signal Description

Signal Name	Description
<i>Data/Address Bus Signals</i>	
Address Bus (BUS < A20-A0 > Hi)	<p>The terminal server uses 19 of the 23 lowest address lines to provide direct addressing for up to 2 megabytes (2M) instead of data (BUS < A17 > is also asserted.) These lines are drive-only for the CPU.</p> <p>The server does not use BUS < A20 >. However, the CPU and LANCE both use it as an address bit < A20 > to generate BUS < L15 >, or BUS < L15 > on a byte transfer. (Both signals are generated on a word transfer.)</p> <p style="text-align: center;">NOTE</p> <p>The CPU uses the complement of < A20 > for byte transfers. (< A20 > on a 1 asserts BUS < L15 >, and on a 0 asserts BUS < L15 >.)</p>
Data Bus (BUS < DALS < 15:0 > Hi)	The 16-bit bidirectional tristate bus is the main data path for all transfers, and memory and device address space.
<i>Asynchronous Bus Control Signals</i>	
Address Strobe (FKA < AS >)	<p>Asserted by the CPU to initiate a register transfer with an external device (the LANCE, or a DART). Indicates that the CPU has a valid address asserted on the address bus.</p> <p>The LANCE does not use this signal. On a DMA transfer, it accesses physical RAM from the address multiplexer logic on asserting LANCE Hold (FJK < BLANKLD >).</p>
Write (BUS < WRT >)	<p>A write (WR) signal, BUS < WRT >, is asserted by the CPU or the LANCE to define a bus transfer as follows:</p> <p>Negated (High) = Read Asserted (Low) = Write</p>
Support Functions: Input Strobe (BUS < L15 >, BUS < L15 >)	The CPU uses either or both of these signals with BUS < WRT > to control bus transfers. The valid data bytes for a read or write transfer are indicated as follows:

Table 9-1: CPU and Data/Address Bus Signal Description (Cont)

Signal Name	Description			Valid Data asserted on	
	BUS UDS L	BUS LDS L	BUS WRT L	BUS DAI <16-03>	BUS DAI <07-00>
0	0			No	No
0	1		0	No	Yes
1	0		0	Yes	No
1	1		0	Yes	Yes
1	1		1	Yes	Yes

0 = negated high, 1 = asserted low

As a bus slave, the LANCE ignores the status signals and asserts valid transfers. As a master, signals are driven by the LANCE and the CPU at different times and are buffered in the CPU logic as follows:

Input	Buffered Output
PJA AN L	PJA SAN L (not used by the LANCE)
BUS WRT L	PJA RWRT HL
BUS LDS L	PJA RLDS HL
BUS UDS L	PJA RLDS HL

Data Transfer Acknowledge (DTACK L)

Asserted by the selected device in response to PJA AN L from the CPU. DTACK L is asserted by the following signal:

PIK PALACK L from the PIA is asserted during CPU transfers with memory locations in I/O registers.

PIK LANRDY L from the LANCE is asserted during CPU transfers with LANCE registers.

Table B-1: CPU and Data/Address Bus Signal Description (Cont)

Signal Name	Description
<i>Interrupt Control Signals</i>	
Interrupt Priority Level (PJD IPL <2:0> L)	<p>Asserted by the interrupt priority logic for the highest asserted interrupt request. Any asserted code (other than zero) generates a program interrupt request in the CPU.</p> <p>The CPU contains a 3-bit index that indicates the current processor IPL and holds an interrupt pending whenever its priority level is higher than the requesting device. The CPU grants the interrupt when its current IPL becomes lower than the requesting device. The only exception is IPL.7 which allows an unmasked interrupt for the program RAM refresh timer.</p> <p>During the interrupt cycle, the CPU asserts the IPL of the device being serviced on address bus lines HLN <A03:A01>. It asserts all other address bus lines high.</p>
<i>Bus Arbitration Signals</i>	
Bus Request (PJD BR L)	Asserted for the LANCE by the bus arbiter to gain access to the data/address bus and perform a DMA transfer with program RAM.
Bus Grant (PJA BG L)	The CPU's response to a bus request, indicating that the CPU will relinquish control of the bus at the end of the current bus cycle.
Bus Grant Acknowledge (PJD BGACK L)	Asserted for the LANCE by the bus arbiter in response to bus grant. The LANCE assumes control of the data/address bus when the arbiter asserts PJD BGACK L and PJD LHDA L.
<i>Processor Control Signals</i>	
Halt (HAL L)	<p>The CPU asserts this bidirectional line to external devices when it halts. If the line is asserted by an external device, the CPU halts at the end of the current bus cycle.</p> <p>In the DEC server 100, the halt and clear lines are asserted together to perform a system reset.</p>

Table 5-1: CPU and Data/Address Bus Signal Description (Cont)

Signal Name	Description																		
Clear (PJ CLR L)	<p>The CPU asserts this bidirectional line to initialize external devices with the RESET instruction. The CPU itself is initialized when the line is asserted externally.</p> <p>PJ CLR L is asserted on a power up for a maximum of 100 ms. When the signal negates, the CPU starts program execution at memory location zero.</p>																		
Function Code (FC<2:0> H)	<p>Indicates to external devices, the type of reference being executed by the CPU.</p> <p>The CPU has two levels of access privileges: supervisor and user. The reference types are defined as follows: (only level 7 is used in the DECserver 100).</p> <table border="1"> <thead> <tr> <th>FC<2:0></th> <th>Reference Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> </tr> <tr> <td>1</td> <td>User Data</td> </tr> <tr> <td>2</td> <td>User Program</td> </tr> <tr> <td>3</td> <td></td> </tr> <tr> <td>4</td> <td></td> </tr> <tr> <td>5</td> <td>Supervisor Data</td> </tr> <tr> <td>6</td> <td>Supervisor Program</td> </tr> <tr> <td>7</td> <td>Interrupt Acknowledge (IAK FUL)</td> </tr> </tbody> </table>	FC<2:0>	Reference Type	0		1	User Data	2	User Program	3		4		5	Supervisor Data	6	Supervisor Program	7	Interrupt Acknowledge (IAK FUL)
FC<2:0>	Reference Type																		
0																			
1	User Data																		
2	User Program																		
3																			
4																			
5	Supervisor Data																		
6	Supervisor Program																		
7	Interrupt Acknowledge (IAK FUL)																		
CPU Clock (PW 100% 5.1)	<p>The TTL compatible input is buffered internally to develop the CPU clock.</p>																		

For further information on the 58000 architecture and instructions, refer to the following handbooks:

M68000 12.02 Microprocessor Programmer's Reference Manual, Prentice-Hall, Inc., Englewood Cliffs, NJ 07632, Fourth Edition, 1982.

The 68000: Principles and Programming (TP-316) by Leo J. Scudron, Howard W. Sams & Co., Inc., 1300 W. 62nd Street, Indianapolis, IN 46206, 1982.

58000 is a trademark of Motorola Incorporated.

5.2.2 Power-Up Sequencer Logic

When power is applied, the power-up sequencer asserts the signals shown in Table 5-2 for at least 100 milliseconds after the +5 Vdc power reaches 90 percent of its nominal value.

Table 5-2: Power-Up Sequencer Signal Functions

Signal	Name	Function
Clear	PJCLR L	Asserts a system reset to the CPU
Power-Up	PJPU P H	Asserts a system reset to the DARTs
Power-Up	PJPU P L	Asserts a system reset to the LANCE
Write Protect	PJWRT HUT L	Disables the write inputs to the EEPROM

The power-up sequencer also uses the logical signals shown in Table 5-3.

Table 5-3: Power-Up Sequencer Logical Signals

Signal	Name	Function
Power Fail	PJMP WER FAIL L	Used during manufacturing tests to generate power-off/power-on cycle resets.
Counter Timeout	PJHUT L	The main hub counter from the third DART generates a power-up to initialization if it is not overridden cleared by the program.

5.2.3 System Clock Logic

The primary terminal server oscillator operates at a base frequency of 29.4912 MHz. A frequency divider produces the operating frequencies shown in Table 5-4.

Table 5-4: Operating Frequencies

Frequency	Signal Name	Function
7.37 MHz	PJC 136NS H	Provides the time base for the CPU, PAB, and bus arbiter.
1.66 MHz	PJC 166MHZ H	Provides the transmit and receive time base for the DARTs.
1.84 MHz	PJC 184MHZ H	Provides the counter/timer clock for the first two DARTs.

5.2.4 Bus Arbitrator

The LANCE is the only device (other than the CPU) that accesses the data/address bus as a bus master. The LANCE initiates a DMA transfer as follows:

1. The LANCE requests access to the bus by asserting buffered LANCE hold (PKJ BLANHLD L) to the arbitrator which asserts bus request (PJD BR L) to the CPU.
2. When the CPU returns bus grant (PIA HG L) to the arbitrator, it is synchronized by the CPU clock (PJC 136NS H) which asserts bus grant acknowledge (PJD HGACK L).
3. LANCE hold acknowledge (PJD LHLDA L) is clocked and asserted to the LANCE on the next CPU clock, and the LANCE assumes control of the bus.
4. When the LANCE completes its bus cycle it deasserts PKJ BLANHLD L, deasserts PJD HGACK L, and releasing control of the bus.

5.2.5 Interrupt Control

The CPU interprets any level other than zero on its $\overline{INT}1$, $\overline{INT}2$, $\overline{INT}3$ inputs as a program interrupt request. A zero input indicates that no interrupts are being requested.

5.2.5.1 Priority Level Encoder and Vector Addresses – The interrupt priority levels (IPLs) are defined by the first of three priority encoders as shown in Table 5-5. IPL7 has the highest priority and IPL2 has the lowest.

Table 5-5: Priority Encoder 1 Inputs

IPL Level	Input Signals to Priority Encoder 1	Interrupt Source
7	PJH CTINT0 L	Refresh Timer
6	PJH RXINT<7:0> L	DART Receiver (from priority encoder 2)
5	PJK LANENT L	LANCE Interrupt
4	PJH CTINT1 L	rtc Timer
2	PJH TXINT<7:0> L	DART Transmitter (from priority encoder 2)

Table 5-6 lists the vector address asserted by each IPL on an interrupt. The terminal transmit and receive lines are prioritized according to the terminal line number from the DART:

- At IPL6, receive interrupt level RXINT7 has the highest priority and RXINT0 has the lowest.
- At IPL2, transmit interrupt level TXINT7 has the highest priority and TXINT0 has the lowest.

Each of the terminal request lines is connected to the encoder through a single-stage synchronizer.

Table 5-6. Interrupt Vector Addresses

Interrupt Source	Level	Name	Vector
Refresh Timer	IPL7	CTINT0	1FC
DART Receivers	IPL6	RXINT7	1DC
		RXINT6	1DE
		RXINT5	1DF
		RXINT4	1E0
		RXINT3	1E1
		RXINT2	1E2
		RXINT1	1E3
LANCE	IPL5	LANINT	1B0
Slot Timer	IPL4	CTINT1	190
DART Transmitters	IPL2	TXINT7	150
		TXINT6	151
		TXINT5	152
		TXINT4	153
		TXINT3	154
		TXINT2	155
		TXINT1	156

5.2.5.2 CPU Response to an Interrupt Request – The CPU contains a three-bit priority mask register that indicates the current IPL of the CPU. It is used to determine whether the current CPU priority level is higher, equal, or lower than the pending request.

The CPU responds to an interrupt request as follows:

1. The mask register holds an interrupt pending whenever the CPU priority level is higher than or equal to the requesting device.
2. The CPU grants an interrupt when its current IPL becomes lower than the requesting device. The only exception is IPL7 which is not inhibited by the CPU interrupt priority mask. IPL7 allows unmasked interrupts by the Refresh Timer for refresh operations to dynamic program RAM.

3. The first priority encoder asserts the highest requesting IPL to the CPU as an interrupt request.
4. The interrupt is then granted at the end of the current instruction or at the end of a bus cycle with AS, BUSACK, and STACK negated (s DMA cycle has completed and released the bus).

6.2.3 CPU Interrupt Cycle - When entering an interrupt cycle, the CPU first disables tracing and sets its priority level to that of the requesting interrupt.

The CPU then performs the following actions on the interrupt cycle:

1. Saves the current contents of the status register (SR) and the program counter (PC) on the stack. The saved PC value is the address of the next instruction that would have executed if the interrupt had not occurred.
2. Asserts PJAFC7 L (interrupt acknowledge).
3. Asserts the level of the acknowledged interrupt on address bus bits BUS <A03-A01> (the value held by the priority mask). It asserts all other address bus bits high.
4. Reads the vector address from the interrupt logic on data bus bits BUS <DA15-07> and BUS <DA15-08> are not asserted and remain in the high impedance (Hi-Z) state.
5. Multiplies the vector by four (shifts it two places to the left) to obtain the interrupt or exception vector address.

6.2.6 Hardware Counters and Timers

The DEC server 100 terminal server makes use of the following counter/timer functions which are asserted from output port 3 (OP3) of each DART:

- First DART - The refresh timer interrupts the CPU to refresh the dynamic program RAM. It is also used as the clock input to the watchdog and LED timers.

PJHCTINT01 interrupts the CPU at IPL7 and asserts an interrupt vector of 1FC (hex). On each interrupt, the service routine accesses 128 consecutive program RAM locations.

- **Second DART** - The slot timer is used by the operating software. PHTCTN1 L interrupts the CPU at IPL4 and asserts an interrupt vector 1 (IIC) line.
- **Third DART** - The watchdog timer ensures that the CPU does not become hung in a loop. The counter is first loaded during initialization and must be periodically swept by the server software. If it times out for any reason, PHTCT2 L triggers the power-up sequence which re-initializes the server and requests a reload of the LAT operating software.
- **Fourth DART** - The LED timer is used by the self-test program to blink the front panel LED indicator on residual errors. The self-test turns it on for no errors, and leaves it off and half on for all errors.

5.3 Terminal Server Memory

Figure 5-3 shows the allocation of terminal server address space. The addressing logic allows the CPU, under program control, to directly access the following memory and devices:

- DART and LANCE internal registers
- 128K bytes of dynamic program random access memory (program RAM)
- 32K bytes of program read only memory (program ROM)
- 32K bytes of electrically erasable programmable ROM (EEPROM)
- 12 bytes of physical address programmable ROM (PAPROM)

It also allows the LANCE to perform direct memory access (DMA) transfers with program RAM.




Figure 6-3. DECserver 100 Terminal Server Address Space Allocation

6.3.1 Address Selection

Terminal server address space is selected by program address bit B14 (A10 A00), as shown in Figure 5-4. Unused bits are reserved for future expansion.




Figure 5-4 CPU Selection of DECserver 100 Terminal Server Address Space

Figure 3-5 shows the fusible-link programmable array logic (PAL) which is programmed to assert the memory and device select signals listed in Table 3-7. Address bits H[5 < A[0:A0] > bits are used by the terminal server except for H[5 < A[7] > (unconnected).




Figure 3-5 Address Decoder and PAL Block Diagram

Table 8-7 Programmable Array Logic (PAL) Output Functions

Signal	Function
PAL RAM L	Selects program RAM
PAL ROM L	Selects program ROM
PAL EEPROM L	Selects EEPROM
PAL LANCE L	Enables the address decoder to allow assertion of the following signals: PAL ENB L[0-1] Selects one of the four DARTs PAL ENB LANCE L Selects the LANCE
PAL PALACK L	PAL response to AS L from the CPU on transfers with memory address space or I/O registers. LANCE between PAL LANCED L to the CPU on transfers with LANCE registers.
PAL PAL STATE L	Enables access to EEPROM in order to change the permanent output configurations.

BUS < ADDR > is also not used. However, address bus < ADDR > is used internally by the CPU and the LANCE to assert the upper data strobe or lower data strobe signals (BUS D[15] L or BUS D[15] L) on a byte transfer. It is also asserted on a word transfer.

The CPU uses the complement of address bus < ADDR > on a byte transfer:

- ADDR[bus 0] Selects data bus BUS D[15] L[bus 0]
- ADDR[bus 1] Selects data bus BUS D[15] L[bus 1]

As bus slave, the LANCE is not visible only on word boundaries. As bus master, it uses the standard DIGITAL convention in selecting the upper or lower byte:

- ADDR[bus 0] Selects data bus BUS D[15] L[bus 0]
- ADDR[bus 1] Selects data bus BUS D[15] L[bus 1]

Only program ROM and program RAM locations can be selected on the upper or lower byte. All other devices are only accessible on the lower byte.

8.3.2 Power-Up Addressing

When the system clear (PAL CLR L) is asserted following a power-up sequence, the CPU latches its program counter (PC) and stack pointer (SP) from memory location 0.

Location 0 is normally defined in program RAM address space. However, the PAL logically swaps program ROM and program RAM address space, selecting program ROM under the following power-up conditions:

1. Output pin 12 from each DART asserts the enablement of output port register bit (OPR₀) to an output high.
2. P0H JAM H (OP2 from the fourth DART) is asserted high to the PAL which asserts P0H ROM L, enabling program ROM.

Location 4 of program ROM points to the self-test power-up routine. P0H JAM H is thereafter inhibited or asserted under program control.

The self-test program starts up in location 0 of the program ROM from where it performs the first part of the tests. It then copies images of the later routines to program RAM from where it performs the remaining tests. It then jumps to the monitor program which it asserts a request for a download load of the LAT operating software from a load bus (valueless). (Sections 4.2 and 5.2 introduce and describe the download load process.)

8.3.3 DART and LANCE Register Addressing

The CPU asserts DART and LANCE register addresses by asserting address bus bits H0-N (ADDR₀-ADDR₁₅) as follows:

1. With H0-N = ADDR₀-ADDR₁₅ equal to 00, the PAL asserts P0H LANCE L, enabling the address decoder.
2. H0-N = ADDR₀-ADDR₁₅ to the address decoder select one of four DARTs or the LANCE by asserting one of the signals P0H ENR DART L or P0H ENR LANCE L.
3. An internal DART register is selected by H0-N = ADDR₀-ADDR₁₅ for a read or write transfer. (DART registers are described in Section 3.4.)
4. The LANCE contains an internal latching register address port (RAP) that selects one of four control status registers (CSR). (The LANCE registers are described in Section 3.5.)

5.3.4 Program Random Access Memory (Program RAM)

The terminal server uses 128K bytes of dynamic RAM as the operating main memory where it stores and executes the LAT operating software. Program RAM uses a multiplexed eight input row and column addressing method selected and clocked in a delay line as shown in Figure 5.5.

CPU-initiated transfer - The CPU initiates a transfer with program RAM as follows:

1. The CPU asserts an address on $BUS < A00-A01 >$ and asserts buffered address strobe ($PJA-RAN-L$).
2. With $BUS < A00-A01 >$ equal to 00, the PAL asserts $PJH-RAM-L$, enabling the CPU output to the delay line.

LANCE-initiated transfer - The LANCE initiates a transfer with program RAM as follows:

1. When the LANCE gains access to the bus, the bus arbiter asserts LANCE hold acknowledge ($PJH-LHLDA-L$), enabling the LANCE input to the delay line.
2. The LANCE asserts an address on address $BUS < A16-A01 >$ and asserts buffered address latch enable ($PJK-HALE-H$) which opens the address latch for $BUS < A15-A01 >$.

Data transfer cycle - The data cycle of a DMA transfer initiated by either the CPU or the LANCE is completed as follows:

1. Buffered write ($PJA-BWRT-L$) enables the transfer as a read or write.
2. When the CPU asserts buffered address strobe ($PJA-RAN-L$) or the LANCE deasserts $PJK-HALE-H$, the low-to-high transition to the delay line generates row address strobe ($PJE-RAN-L$).
3. On the low-to-high transition at the delay line input, the row and column addresses are loaded to program RAM, selecting the transfer address as follows:
 - a. The address value on $BUS < A08-A01 >$ is asserted on $PJE-MA<A-L >$ from the address multiplexer and is clocked to the program RAM row address register by $PJE-RAN-L$.
 - b. When RAM acknowledge ($PJE-RAMA<K-L >$) is asserted to the delay line, the address value on $BUS < A16-A03 >$ is asserted on $PJE-MA<C-L >$ from the address multiplexer.




Figure 5-8: Program RAM Block Diagram

When the CPU or LANCE asserts BUS UDS L and/or BUS LDS L, PJE MA<0:1> are clocked to the program RAM column address register by either or both of the following signals:

- upperbyte column address strobe (PJE UCAS L)
- lowerbyte column address strobe (PJE LCAS L)

On a read, the program RAM data lines are enabled as data outputs by PJE UCAS L and/or PJE LCAS L.

3.3.6 Program Read-Only Memory (Program ROM)

The terminal server uses 16K bytes of program ROM, shown in Figure 3-7, to permanently store the following firmware programs:

- Self test program
- Initialize program
- On-line debugging tool (ODT) program

Program ROM locations are selected as follows:

1. With BUS <ADDRESS> equal to 0, the PJA asserts PJE ROM L. With BUS <ADDRESS> equal to 0, PJE ROM EN L is asserted, selecting program ROM.
2. BUS <ADDRESS> then select one of 16K word locations. The upper and lower bytes are selected by PJE UDS L and PJE LDS L.




Figure 5-7: Program ROM, EEPROM, and PA PROM Block Diagram

6.4 Terminal interface

The DEC server 110 Terminal Server uses four dual asynchronous receiver/transmitter (DART) chips to communicate with up to eight ASCII terminals. Each DART operates under program control of the CPU and is serviced by program interrupt.

The CPU selects DART internal registers on address bus bus BUS<A20:A19> and BUS<A07:A05> as shown in Figure 5-4.

In the program, address bit <A00> must be a 1 to select the lower byte for a data transfer. BUS<A04:A01> then select the hexadecimal (hex) register address for a read or write function as shown in Figure 5-4.

Table 5-5 provides a summary of the DART registers, their hexadecimal bus addresses, and their read and write functions. A dash (-) indicates that the function is undefined.

NOTE

Except for the read/write registers, the read and write functions of all addresses are mutually exclusive.

Table 5-8: Summary of DART Register Address Functions


Hex Bus Address	Read Function	Write Function
100001	Mode Register A	Mode Register A
100002	Status Register A	Clock Select Register A
100005		Command Register A
100007	RX Holding Register A	TX Holding Register A
10000A	Input Port Change Register	Arithmetic Control Register
100010	Interrupt Status Register	Interrupt Mask Register
100011	Counter/Timer Upper Register	Counter/Timer Upper Register
100012	Counter/Timer Lower Register	Counter/Timer Lower Register
100014	Mode Register B	Mode Register B
100015	Status Register B	Clock Select Register B
100016		Command Register B
100017	RX Holding Register B	TX Holding Register B
100019		
10001B	Input Port State Register	Output Port Configuration Register
10001C	Start Counter/Timer Command	Set Output Port Register Bits
10001D	Stop Counter/Timer Command	Clear Output Port Register Bits

NOTE

The above addresses select DART 0.
 To select DART 1, add an offset of 20.
 To select DART 2, add an offset of 40.
 To select DART 3, add an offset of 60.

5.4.1 Dual Asynchronous Receiver/Transmitter (DART)

Figure 5-8 shows the DART interface and control lines. Table 5-9 describes the DART operating signals as they are used in the [AEC server 100] configuration.



58-00011

Figure 5-8 DART Block Diagram

Table 8-9. DART Signal Descriptions

Signal Name	Description
Input/Address Bus Signals	
Address Bus ($0 \leq A[19] < A[0] < 10$)	Internal DART registers are selected by the CPU with four of the tri-state address bus lines. These are receive-only lines for the DARTs which can only be a bus slave.
Data Bus ($0 \leq D[15] < D[0] < 16$)	The lowest byte of the bidirectional tri-state data bus is used to transfer control register data on a CPU-initiated transfer with a DART.
Asynchronous Bus Control Signals	
Enable n ($0 \leq ENR[n] < 4$)	Selects one of four DARTs on a CPU-initiated transfer where n is the DART number (0-3).
Bus Write ($0 \leq WR[n] < 4$)	Enables the inputs of the selected register to receive write data from the data bus.
Read Enable ($0 \leq RE[n] < 4$)	Enables the tri-state data bus outputs and asserts read data from the selected register.
Interrupts and Interrupt Signals	
Receive Data n ($0 \leq RX[n] < 16$)	Asserts actual data from the receive level controller where n is the terminal port number (0-15).
Transmit Data n ($0 \leq TX[n] < 16$)	Asserts actual data to the transmit level controller where n is the terminal port number (0-15).
Clock Input X ($0 \leq CLK[X] < 16$)	Provides the base clock (10 MHz) from which the transmit and receive input rates are derived for each degree.
Output Port Signals	
Output Ports (OP) (OP) ($0 \leq OP[A] < 4$)	OP[A] and OP[B] assert a programmable interrupt request of level n (sum of A and B) (X AND Y A and Y AND B) to the priority controller where n is the terminal port number (0-15).
Output Ports (OP) (OP) ($0 \leq OP[A] < 4$)	OP[A] and OP[B] assert a receive interrupt request of level n (sum of A and B) (X AND Y A and Y AND B) to the priority controller where n is the terminal port number (0-15).

Table 6-9 DART Signal Description (Continued)

Signal Name	Description
Output Port (OP):	OP asserts the following counter-timer signals from each DART.
First DART	PHI CTINT: 1 from the refresh timer interrupts the CPU to refresh the detector program RAM. It is also used as the clock signal to the watchdog timer and LRU timer.
Second DART	PHI CTINT: 1 from the counter-timer is used as the clock signal to the program.
Third DART	PHI CT2: 1 from the supervising timer interrupts the CPU to re-initiate the teststand service and reload the service software of the timer as well as peripheral cleared by the program.
Fourth DART	PHI PASS: 1 from the counter-timer signals the LRU software on teststand will load service and turn it on for its service.
Output Port (OP):	OP asserts the following selection signals from each DART.
First DART	PHI ENCI: 1 enables the LRU.
Second DART	PHI ANIM WRITE: 1 enables writing to RAM.
Third DART	Not used.
Fourth DART	PHI JAM II enables program RAM as a part of the program program RAM and RAM address space.
Output Port (OP):	OP signals OP are not used in the DART service software for OP of the First DART chip - PHI SYNC IVH which asserts the state of output test signals to the CPU. In the manufacturing mode, OP is the output generated by the still test program to provide an unambiguous manufacturing signal.
Input Port Signal:	
Input Port (IP):	Not used in the DART service software.

**Table 5-11: Mode Register MR2A and MR2B SR Functions
(Read/Write Address 100001 and 100011)**

Bit	Name	Description
MR2A[15:0]	Channel Mode Select (HNL MODE SEL. A/B)	Selects the channel mode as follows: <ul style="list-style-type: none"> 0 Normal half duplex 1 Auto Echo transmitter uses receiver clock 2 Local Loopback receiver uses transmitter clock 3 Remote Loopback transmitter uses receiver clock
MR2B[15:0]	Transmit Request to Send Select (TX RTS SEL. A/B)	With this bit set, output pins (OP0 and OP1) assert the following states: <ul style="list-style-type: none"> OP0 = TX RTS A OP1 = TX RTS B
MR2B[15:0]	Transmit Clear to Send Select (TX CTS SEL. A/B)	With this bit set, output pins (OP0 and OP1) assert the following states: <ul style="list-style-type: none"> OP0 = TX CTS A OP1 = TX CTS B
MR2B[15:0]	Stop Bit Length (STOP BIT LGTH A/B)	Set the length of the stop bit in bit time increments. The DEU device does not support the following stop bit values: <ul style="list-style-type: none"> 1 2 <p>(The vendor specifications provide a complete list of the bit time values.)</p>

5.4.2.3 Clock Select Registers (CSRA and CSRB) – Table 5-13 describes the bit write functions for CSRA and CSRB.

Each register selects the receive and transmit baud rates for its channel from one of two sets, depending on the state of auxiliary control register bit ACR<07> (see Section 5.4.2.7).

Table 5-13. Clock Select Register CSRA and CSRB Bit Functions (Write Address 100003 and 100013)

Bits	Name	Description
<07:04>	Receive Clock Select (RCV CLK SEL A/B)	Sets the receive clock for the channel to one of thirteen baud rates (below).
<03:00>	Transmit Clock Select (XMT CLK SEL A/B)	Sets the transmit clock for the channel to one of thirteen baud rates (below).

The ranges of baud rates are selected for either channel by the following states of ACR<07> (see Table 5-11):

RCV/XMT CLK SEL Value	Set 0 (ACR<07> equals 0)	Set 1 (ACR<07> equals 1)
0	1200	2400
1	2400	4800
2	4800	9600
3	9600	19200
4	19200	38400
5	38400	76800
6	76800	153600
7	153600	307200
8	307200	614400
9	614400	1228800
A	1228800	2457600
B	2457600	4915200
C	4915200	9830400

5.4.2.4 Command Registers (CRA and CRB) – Table 5-14 describes the bit write functions for CRA and CRB. Each register, when written, supplies the specified command to its channel.

Table 5-14: Command Register CRA and CRB Bit Functions (Write Address 100005 and 100015)

Bits	Name	Description
7:0	MHZ	Unused and must be zero.
3:0 (MISC CMD A/B)	Miscellaneous Command (MISC CMD A/B)	Writing this field with a 3-bit code issues one of the following commands to the channel: <ul style="list-style-type: none"> 0 – No Command 1 – Reset Counter (resets MHA or MHHA) 2 – Reset Receiver 3 – Reset Transmitter 4 – Reset Error Status 5 – Reset Break Change Interrupt (RBCI) (RBCI = 0000) (Table 5-17) 6 – Start Break 7 – Stop Break
1:0	Disable Transmitter (DIS TX A/B)	Disables the channel A or B transmitter. Resets the TX EMPTY and TXRDY status bits (SRA or SRB) (see Table 5-12).
1:0	Enable Transmitter (EN TX A/B)	Enables the channel A or B transmitter. Sets the TXRDY status bit (SRA or SRB) (see Table 5-12).
1:0	Disable Receiver (DIS RX A/B)	Disables the channel A or B receiver, except for the multiplex mode (MHA or MHHA) (see Table 5-12).
1:0	Enable Receiver (EN RX A/B)	Enables the channel A or B receiver. (The DMRE special wake-up mode is not used in the DMRE or DMRE100 config variation.)

5.4.2.5 Receive Holding Registers (RHRA and RHRB) – RHRA and RHRB are the receive data read registers.

First-in/First-out (FIFO) buffer – RHRA and RHRB each consist of a three-byte FIFO that acts as a small cache for up to four characters (including the serial receive input data buffer). Each FIFO location also stores the received character status (parity error, framing error, and received break).

The RX RDY A or RX RDY B bit is set (SRA or SRB bit <RD>) when one to four characters are available and remains set until the FIFO is empty.

The FFULL A or FFULL B status bit is set (SRA or SRB bit <OF>) if all three locations for the channel are filled with data. Reading a character empties a FIFO location and negates FFULL, unless another character is waiting in the serial input buffer.

RX RDY or FFULL can be used to assert a program interrupt request. RX RDY is used in the IHC server 100 Terminal Server.

5.4.2.6 Transmit Holding Registers (THRA and THRB) – THRA and THRB are the transmit data write registers.

When a register is loaded with a character by the CPU, the byte is parallel loaded to the transmit shift register from where it is shifted out serially to the terminal.

5.4.2.7 Auxiliary Control Register (ACR<07>) – Table 5-15 describes the write function for ACR bit ACR<07> which is used with CNRA and CNRB.

**Table 5-15. Auxiliary Control Register ACR<07>
Bit Function (Write Address 10000)**

Bit	Name	Description
ACR<07>	Hand Rate Generator Select (HRS SEL)	Selects one of two transmit and receive baud rate ranges as described for CNRA and CNRB for Fields A(7:04) and B(7:04) (see Table 5-13).
ACR<06>		Used with the counter timer register (see Table 5-19).
ACR<05>		Used with the input port change register (see Table 5-13).

5.4.2 Input and Output Port Registers

Figure 5-10 shows the register bit formats, hexadecimal addresses, and read/write functions for the input port (IP) and output port (OP) registers.




Figure 5-10 DART Input and Output Port Register Bit Formats

5.4.3.1 Input Port Change Register (IPCR) - Table 5-10 describes the bit read functions for the IPCR

**Table 5-16: Input Port Change Register (IPCIR)
Bit Functions (Read Address 100000)**

Bits	Name	Description
<07:04>	Input Port <10> Change IP<10> CHG	A bit is set by a change in state of the signal on the corresponding input port. The change can be a transition to the 1 state or 0 state. A bit being set, with the corresponding bit set in ACR <0200> see Table 5-17, asserts INT <07> see Table 5-20. The INT output is also asserted high whenever the INT output is 1. All bits are cleared including INT <07> when the register is read at address 4.
<03:00>	Input Port <10> State IP<10> STATE	These bits assert the status of the signals on input ports IP <10>.

5.4.3.3 Auxiliary Control Register (ACR <03:00>) - Table 5-17 describes the bit state functions for ACR bits ACR <03:00> which are used with the IPIR.

**Table 5-17: Auxiliary Control Register ACR <03:00>
Bit Functions (Write Address 100000)**

Bits	Name	Description
<02:01>		1 and with the count select registers see Table 5-11.
<00:04>		1 and with the counter timer register see Table 5-10.
<03:00>	Input Port <10> Change Interrupt Enable IP<10> CHG INT EN	IP<10> bit is set, and the corresponding bit becomes set in IP <10> see Table 5-16. INT <07> is also set see Table 5-20. The INT output is also asserted high whenever the INT output is 1.

5.4.3.3 Input Port State Register (IPSR) - The current states of the signals connected to input ports IP<10> are read here. IPSR <03:00> IP<10> is not used and IPSR <07> always reads as a 1.

5.4.3.4 Output Port Configuration Register (OPCR) - Table 5-18 describes the bit write functions for the OPCR which controls the functions of output ports OP<7:4>.

Table 5-18. Output Port Configuration Register (OPCR) Bit Functions (Write Address 168318)

Bits	Name	Description
OPCR[15:12]	Output Port <7:4> Select (OP<7:4> SEL)	Control output ports OP<7:4> in one of the following two ways: Cleared Each clear bit enables the corresponding OPCR bit to output port OP<7:4>. Set Each set bit causes the corresponding output port to assert the following signal: OPR7 Asserts channel B transmit interrupt request (the completion of TX RDY B). OPR6 Asserts channel A transmit interrupt request (the completion of TX RDY A). OPR5 Asserts channel B receive interrupt request (the completion of RX RDY B). OPR4 Asserts channel A receive interrupt request (the completion of RX RDY A). Used by the IFC server (100).
OPCR[11:10]	Output Port 7 Select (OP7 SEL)	Enable output port OP7 or OP<7:0> to assert the following signals: 0 Output ports OP7 and OP<7:0> assert the completion of output port register bits (OPR[15:12]). 1 Asserts the master-slave output at the programmed frequency (master clock) or an optional slave master.

**Table 8-18. Output Port Configuration Register (OPCR)
Bit Functions (Write Address: 100010) (Cont.)**

Bit	Symbol	Description
15		Asserts the 1 st clock output for the channel B transmitter
14		Asserts the 1A clock output for the channel B receiver
13:12	Output Port A Select (OPAS[1:0])	Enables output ports 120 ⁰ , 120 ¹ , and 120 ² to generate the following signals:
13		Output ports 120 ⁰ and 120 ¹ assert the complement of output port register bits (OPR[1:0]) as follows:
13		Asserts the 10A character 0 ⁰ as output for the channel A transmitter as follows:
		OPRA[10] = 0, assert 10A character 0 ⁰ OPRA[10] = 1, assert 1A character 0 ⁰
12		Asserts the 10A clock output for the channel A transmitter
11		Asserts the 1 st clock output for the channel A receiver

8.4.3.5 Output Port Register (OPR)—The OPR may be used as a general-purpose register or a control register. It is written with 1s at either of two addresses that set or clear the selected bits as follows:

- **Address (write) 10001001**—Writing a byte of data to the address sets the selected bits as follows:
 - 1 = Set the bit
 - 0 = No change
- **Address (write) 10001000**—Writing a byte of data to the address clears the selected bits as follows:
 - 1 = Clear the bit
 - 0 = No change

8.4.4 Interrupt Control and Counter/Timer Registers

Figure 8-11 shows the registers for interrupts, hexadecimal addresses, and read/write functions for the interrupt control and counter/timer registers.




Figure 8-11 DART Interrupt Control and Counter/Timer Register Bit Formats

5.4.4.1 Auxiliary Control Register (ACR<02:04>) - Table 5-19 describes the bit write functions for ACR<02:04> which are used with the counter/timer registers.

Table 5-19 Auxiliary Control Register ACR<02:04> Bit Functions (Write Address 100000)

Bit	Name	Description																											
ACR0		Used with the clock select registers (see Table 5-13).																											
ACR0:1	Counter/Timer Mode and Source Select (CTMnMnL)	Set the counter/timer register to the counter or timer mode and select the clock source as follows:																											
		<table border="1"> <thead> <tr> <th>Code</th> <th>Mode</th> <th>Clock Source</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Counter</td> <td>External input (IP2)</td> </tr> <tr> <td>1</td> <td>Counter</td> <td>TNCA (channel A TN) the transistor clock</td> </tr> <tr> <td>2</td> <td>Counter</td> <td>TNCH (channel B TN) the transistor clock</td> </tr> <tr> <td>3</td> <td>Counter</td> <td>Crystal or external clock specified in 14</td> </tr> <tr> <td>4</td> <td>Timer</td> <td>External input (IP2)</td> </tr> <tr> <td>5</td> <td>Timer</td> <td>External input (IP2) divided by 16</td> </tr> <tr> <td>6</td> <td>Timer</td> <td>Crystal or external clock</td> </tr> <tr> <td>7</td> <td>Timer</td> <td>Crystal or external clock divided by 16</td> </tr> </tbody> </table>	Code	Mode	Clock Source	0	Counter	External input (IP2)	1	Counter	TNCA (channel A TN) the transistor clock	2	Counter	TNCH (channel B TN) the transistor clock	3	Counter	Crystal or external clock specified in 14	4	Timer	External input (IP2)	5	Timer	External input (IP2) divided by 16	6	Timer	Crystal or external clock	7	Timer	Crystal or external clock divided by 16
Code	Mode	Clock Source																											
0	Counter	External input (IP2)																											
1	Counter	TNCA (channel A TN) the transistor clock																											
2	Counter	TNCH (channel B TN) the transistor clock																											
3	Counter	Crystal or external clock specified in 14																											
4	Timer	External input (IP2)																											
5	Timer	External input (IP2) divided by 16																											
6	Timer	Crystal or external clock																											
7	Timer	Crystal or external clock divided by 16																											
ACR0:2:3		Used with the signal path registers (see Table 5-14).																											

5.4.4.2 Interrupt Status Register (ISR) - Table 5-20 describes the bit read functions for the ISR status flags. The ISR is a summary register that reflects the status of the interrupt flags.

The interrupt (INTI) signal output is asserted from the DART if the corresponding flag bit is set in the IMR.

**Table 5-20. Interrupt Status Register (ISR)
Bit Functions (Read Address 100000)**

Bits	Name	Description
<07>	Input Port Change (IP CHNG)	<p>Occurs as a 1 of any IPCH <07-04> bit is set (see Table 5-16) and the corresponding bit is set in ACR<01-00> (see Table 5-17).</p> <p>The INTB output is also asserted from the EMHT command on the DEC server 100.</p>
<06>	Channel B Change in Break (BRK B CHNG)	Indicates that the channel B receiver detected the beginning or end of a break. Cleared by the reset break change interrupt command from command register B (see Table 5-14).
<05>	Receive Ready B or FIFO Full B (RX RDY/FULL B)	<p>Assays either of the following states, depending on the state of MR1B <06>.</p> <p>MR1B<06> = 0 Assays SRP bit <00> (RX RDY B).</p> <p>MR1B<06> = 1 Assays SRH bit <01> (FULL B).</p>
<04>	Transmit Ready B (TX RDY B)	Assays the state of SRH bit <01> (TX RDY B).
<03>	Counter Reach (CTR RDY)	<p>Set by the counter timer register, depending on the register mode.</p> <p>Counter Mode</p> <p>Set when the upcount register reaches the count value (cleared by the stop counter command (stop the counter)).</p> <p>Timer Mode</p> <p>Set each time the downcount register reaches a zero count (cleared by the stop counter command (stop the counter)). The counter is reloaded from the loading register on each zero count.</p>

**Table 5-20: Interrupt Status Register (ISR)
Bit Functions (Read Address 000000)
(Cont)**

Bit	Bit 1	Description
<02>	<p>0: Break 1: HNG</p>	Indicates that the channel A receiver detected the beginning or end of a break. Is cleared by the next break change interrupt command from command register A (see Table 5-14).
<03>	<p>Receive Ready A = RFD Full A (RX RDY A/FUL A)</p>	<p>Asserts either of the following states, depending on the state of MR1A <06>:</p> <p>MR1A <06> = 0 Asserts MR1A bit <03> (RX RDY A)</p> <p>MR1A <06> = 1 Asserts MR1A bit <03> (FUL A)</p>
<04>	<p>Transmit Ready A (TX RDY A)</p>	Asserts the state of MR1A bit <04> (TX RDY A)

5.4.4.3 Interrupt Mask Register (IMR) – Writing a 1 in a bit in the IMR enables the interrupt (INTR) signal for the corresponding flag in the ISR.

5.4.4.4 Counter/Timer Registers (CTUR and CTLR) – The counter/timer registers have two functional 16-bit registers: a holding register and a count register. The count register function depends on whether it is used in the counter or timer mode.

CTUR and CTLR are holding registers that store the upper and lower byte values as shown in Figure 5-11. The register addresses are write-only to the holding registers in the counter mode. They can only be read in the timer mode. The maximum value that can be loaded is 0000 0000 0000 0000 (hex).

Counter mode – The count register acts as a bit up-down-counter that sets interrupt status register bit ISR <05> (INTR RDY) when it reaches a final value of 0000 0000 (hex). (Output port (OP) may be programmed to assert the state of ISR <05>.)

The commands have the following effects in the counter mode:

- **Stop Counter** – Stops the count register and clears ISR <05>
- **Start Counter** – Loads the count register with the holding register contents and starts the count register.

Timer mode - The count register runs continuously as a binary up-counter, generating a square wave output at twice the time value stored in the holding register.

Each overflow sets interrupt status register bit ISR<03> (CNTR RDY) and reloads the count register from the holding register. (Output port OP3 may be programmed to assert the squarewave output.)

The commands have the following effects in the timer mode:

- **Stop Timer** - Clears ISR<03> but does not stop the count register.
- **Start Timer** - Terminates the current timing cycle, loads the count register with the holding register content, and starts a new timing cycle.

5.4.4.6 Counter/Timer Start and Stop Commands - Reading either of these two addresses, issues the following counter/timer command:

Address: 13011D - Start counter/timer

Address: 13011F - Stop counter/timer

These commands have different functions in the counter or timer mode as described in Section 5.4.4.4.

5.5 Ethernet interface

The terminal server uses the following chip combination that provides the control and signal interfacing to an Ethernet system.

- Local area network controller for Ethernet (LANCE)
- Serial interface adapter (SIA)

This section provides a summary of the signals and protocol supported by the LANCE and SIA and describes the LANCE internal register formats and functions.

5.6.1 Serial Interface Adapter (SIA)

Figure 5-12 is a block diagram of the SIA which provides an interface between the TTL signals of the LANCE and the differential signals of the H4000 DIGITAL Ethernet transceiver.




Figure 5-12: SIA Connection to an Ethernet Transceiver

Table 5-21 describes the differential signals passed between the SIA and the Ethernet transceiver on the interface cable.

Table 5-21. SIA and Ethernet Transceiver Interface Signals

Signal Name	Description
Power (+12V, GND)	The power pair supplies regulated 12 Vdc power to the transceiver.
Transmit Data (PJM TX DATA H.L.)	The transmit data pair carries a 10 MHz Manchester-encoded differential signal from the SIA transmit encoder to the Ethernet transceiver cable driver.
Receive Data (PJM RX DATA H.L.)	The receive data pair carries a 10 MHz Manchester-encoded differential signal from the Ethernet transceiver cable receive to the SIA receiver decoder.
Collision (PJM COLL H.L.)	The collision pair carries a 10 MHz differential signal from the collision comparator in the Ethernet transceiver to the SIA collision detector. Detection on actual collision or on completion of a normal transmission (short-haul check).

Table A-22 describes the TTL interface signals passed between the LANCE and the SIA.

Table 5-22: LANCE and SIA Interface Signals

Signal Name	Description
LANCE Receive Signals	
Collision (PJM CLSN H)	Asserted by the SIA to indicate the presence of a collision on the Ethernet.
Receive Enable (PJM RENA H)	Asserted by the SIA to indicate the presence of a valid signal on the Ethernet bus when the SIA receiver/Manchester decoder is active and produces the RCLK and RX D signals.
Receive Clock (PJM RCLK H)	This 10 MHz clock produced by the SIA is the synchronizing clock for the LANCE serial data receiver.
Receive Data (PJM RX D H)	This serial data stream produced by the SIA is asserted to the LANCE serial data receiver where it is clocked by RCLK.
LANCE Transmit Signals	
Transmit Clock (PJM TCLK H)	This 10 MHz clock from the SIA is the main clock for the LANCE main processor and the synchronizing clock for the LANCE serial data transmitter.
Transmit Enable (PJM LAN TENA H)	Asserted by the LANCE to enable the SIA transmitter-driver to the Ethernet transceiver.
Transmit Data (PJM LAN TX D H)	The serial transmit data stream produced by the LANCE is asserted to the Manchester data encoder in the SIA where it is encoded and sent to the Ethernet transceiver.

A 20 MHz crystal oscillator provides the SIA's main timing reference. It is divided by two, producing a 10 MHz clock (PJM TCLK H) as a time base for the LANCE internal state machine and serial data transmitter. The 20 MHz and 10 MHz clocks both drive the Manchester data encoder to produce the transitions in the encoded data stream.

5.5.2 Local Area Network Controller for Ethernet (LANCE)

Figure 5-13 is a block diagram of the LANCE as it is used in the DECserver 100 configuration.




Figure 8-13 LANCE Stack Diagram

Table 5-23 describes the LANCE data/address bus and operating signals. Tri-state signals are normally disabled and are in the high-impedance (Hi-Z) state.

Table 5-23: LANCE Operating and Data/Address Bus Signals

Signal Name	Description
Data/Address Bus Signals	
Address Bus (BUS <A16:A0> H)	The LANCE uses 16 of the 24 tri-state address bus lines to access program RAM as bus master. These are drive-only lines for the LANCE. The LANCE asserts BALE during the address cycle of a DMA transfer. It forces a bus address by opening the address latch, enabling the tri-state outputs, and asserting a memory address on BUS A16 and on the data bus. It then closes the latch, ending the address cycle and leaving the address asserted on BUS <A16:A0> H.
Data Bus (BUS <D15:D0> H)	The 16-bit bidirectional tri-state data bus is the data path for DMA data transfers by the LANCE (as bus master) or for CPU-initiated requests transfers with the LANCE (as bus slave). As the bus master on a DMA cycle, the LANCE first asserts an address on these lines during the address cycle, and tri-state it to the address latch. It then uses the lines for the transfer of data on the data cycle.
Bus Arbitration Signals	
High-level LANCE Hold (CPU BLANKHLD L)	Asserted by the LANCE when requesting access to the data/address bus. BLANKHLD normally asserts a bus request to the CPU but is held asserted for the entire transaction. When negated, it terminates the DMA cycle, releasing the bus.
Bus Grant Acknowledge (CPU BLANK L)	Asserted by the bus arbitrator in response to bus grant from the CPU.
LANCE Acknowledge (CPU LHLDA H)	Grants bus access to the LANCE for a DMA transfer. LHLDA enables the tri-state outputs of the address latch, and asserts LANSRDY to the LANCE to indicate that program RAM is ready to perform the transfer.

Table 8-23 LANCE Operating and Data/Address Bus Signals (Cont)

Signal Name	Description
<i>Asynchronous Data Control Signals</i>	
LANCE Enable (PJK ENBLANCE L)	Asserted by the CPU to select the LANCE for a register transfer.
Reflected Address Latch Enable (PJK RALE H)	Asserted by the LANCE on the address cycle of a DMA transfer. RALE opens the address latch to receive data $A[15:0]$ of the source address asserted on BUS $A[15:0]$. When negated, RALE closes the latch which holds the address asserted on BUS $A[15:0]$.
Data Master (PJK DMAS L)	Bus Master: Asserted by the LANCE on the data cycle of a DMA transfer. Write data asserted by the LANCE is stable on the high-to-low transition of DMAS. The LANCE checks read data on the low-to-high transition of DMAS. Bus Slave: Received from the CPU on the data cycle of a CPU transfer. DMAS selects the LANCE register address port or register data port for the transfer, depending on the state of address bit $A[15:0]$: $A[15:0] = 0$ Register data port $A[15:0] = 1$ Register address port
LANCE Read (PJK LANCEH L)	Bus Master: Asserted by LANCE on a DMA cycle. LANCEH indicates that the LANCE is the program RAM or register data. Bus Slave: Asserted by the LANCE on a CPU transfer. LANCEH indicates that the LANCE has asserted read data on the data bus or has sampled data from the data bus.
Write (PJK WRITE L)	Indicates the bus operation is a read or write transfer with respect to the bus master. Write Asserted low Read Asserted high As bus master, the LANCE drives this signal on a DMA transfer. As bus slave, it receives the signal on a CPU transfer with a LANCE response.
Chipenable (asynchronous) Data Strobe (PJK CS L, PJK DS L)	As bus master, the LANCE asserts these signals on a DMA transfer to specify the valid data for a read or write transfer.

Table 8-23. LANCE Operating and Data/Address Signals (Cont)

Signal Name	Description	Total Data Bus	
		Q40-Q49	Q50-Q59
LD0	LD0	<15:00>	<07:00>
...
LD6	LD6	<15:06>	<07:06>
...
LD7	LD7	<15:07>	<07:07>
...

00 = input, 1 = output

The bus uses the LANCE system error signals and provides error feedback.

There are two DR signals and are driven by the LANCE and the CPU at all times. They are indicated in the CPU logic providing the following outputs:

Input	Defined Output
DR > WR 1	FJA DRWR 101
DR > WR 2	FJA DRWR 102
DR > WR 3	FJA DRWR 103

LANCE Error Signals

Indicated in Table 8-24 are the signals generated to request a complete interrupt for any of the six LANCE system flags. It is related to the interrupt system.

Interrupt/Status Signals

Reset

When a bus is detected on the reset signal the LANCE logic enters its logic and enters an idle state. It is related to the following signals:

Power up (PUP) L1 from the power up logic

LANCE initiator (PILINT) L1 under program control from the first DART

6.5.2.1 Features - The LANCE is a 10 MHz device that is optimized to perform the low-level Ethernet protocol. Its features include a 16K data buffer (SRAM) that allows it to perform block-to-block transfers of up to eight data words with program RAM on a single DMA cycle.

After the CPU sets up and loads the LANCE control/status registers (CSRs), the LANCE performs a DMA block to program RAM to retrieve the initialize block containing the LANCE operating parameters. During operation, it retrieves the receive or transmit descriptor rings. The descriptor rings contain the memory data buffer parameters for transfers that take place between the Ethernet and program RAM through the LANCE.

6.5.2.2 DMA Transfers with Program RAM - The LANCE is the only device (other than the CPU) that gains access and uses the data/address bus as a bus master. It gains access to the bus through bus arbitration and performs a direct memory access (DMA) transfer with program RAM under the following procedures:

Bus arbitration cycle - The LANCE first arbitrates and gains access to the data/address bus through the following steps:

1. The LANCE asserts buffered LANCE hold (PJK BLANKHD L) to the bus arbiter and asserts bus request (PJD BR L) to the CPU.
2. When the CPU can release the bus, it returns bus grant (PJA BK L) to the arbiter.
3. When address strobe (PJA STB L) is deasserted by the CPU, the arbiter returns bus grant acknowledge (PJD BKACK L) to the CPU, which, in turn, negates bus request (PJD BR L).
4. The arbiter asserts LANCE hold acknowledge (PJK HLDA L) to the LANCE and negates bus request (PJD BR L) to the CPU.
5. When the LANCE completes the bus cycle, it negates PJK BLANKHD L and PJD BKACK L, releasing the bus.

Address cycle - Having control of the bus, the LANCE performs the following events that select a program RAM location:

1. It enables the tri-state data control output (H1 = WPTE L, H2 = DEN L, and H3 = L2EN L) with the current status for the transfer.
2. The LANCE enables its tri-state outputs to the data bus and enables the tri-state outputs of its address latch to the address bus.

3. It asserts a secondary address on the data bus and on tri-state address bus bit < A16 > and opens the address latch by asserting buffered address latch enable (PJK BALE H).
4. It then deasserts buffered address latch enable (PJK BALE H), closing the address latch, and enables its tri-state outputs to the data bus, leaving the secondary address asserted on the address bus.

Data cycle— The LANCE then performs the following events that transfer data with the selected program RAM location.

1. The LANCE defines the data cycle by asserting buffered data strobe (PJK BIAN L). For a write, it also enables its tri-state outputs and asserts data on the data bus.
2. It then deasserts buffered data strobe (PJK BIAN L). On a read, it also asserts data from the data bus.
3. It deasserts all of its tri-state outputs and returns them to the high-impedance (Hi-Z) state.
4. It asserts buffered LANCE hold (PJK PLASHLD L) to the bus arbiter, which negates bus grant acknowledge (PJK BEACK L) and LANCE valid acknowledge (PJK LVALDA L), terminating the transaction.

6.5.2.3 Ethernet Operating Modes— The LANCE provides the following modes of operation on the Ethernet.

Transmit mode— In the transmit mode, the LANCE initiates a DMA cycle that receives a transmit descriptor ring from memory. Further DMA cycles receive data from a transmit buffer in memory, and the LANCE shifts it out to the Ethernet system as serial data frame bytes.

As described in Section 1.5.5, the LANCE prefixes each data frame with a preamble pattern of alternating ones and zeros that allows receiving systems to locate and Manchester encode to synchronize. The LANCE calculates a 32-bit cyclic redundancy check (CRC) on the entire data frame and destination address bytes and the type and data fields. It appends the final CRC value to the end of the data frame with multiple Manchester encoding. It provides an interframe gap of 9.6 μ s after the CRC.

On a collision, the LANCE suspends its data rate according to an exponential binary backoff algorithm contained in the Ethernet standard.

Receive mode: When a carrier is present on the Ethernet cable, the receiver prescaler allows the LAN receiver circuit to receive. The Manchester decoder synchronizes then produces the separate clock and data pulses from the encoded signal carrying the incoming data frame.

The LANCE calculates the CRC on the received source address and destination address fields, the data type and data fields, and the received CRC value. If the result of the calculation is not zero, an error bit is set in the LANCE, generating an interrupt to the CPU.

Received address modes: Each of the following modes compares the received destination address with a preselected value and determines whether the LANCE should accept or reject the incoming data frame:

- **Physical address mode:** The data frame is accepted when the destination address matches the server's Ethernet node address.
- **Broadcast address mode:** A destination address of all 1s specifies a broadcast address and the data frame is always accepted.
- **Logical address mode:** Accepts all data frames addressed to one type of device or set of devices. Addresses are selected for acceptance using a logical address filter as described in Section 5.5.5.

5.5.3 Register Address and Data Ports

The CPU selects the LANCE from the address bus as shown in Figure 5-1 (Section 5.5.1).

In the program, address bit $\langle A[15] \rangle$ must be set to select the correct byte for a word transfer. (As a bus slave, the LANCE can only be accessed on word boundaries.)

BUS $\langle A[0] \rangle$ then selects either the register address port (RAPI) or the register data port (RDP) for a read or write transfer as follows:

- Address 100000: Selects the register address port (RAPI).
- Address 100001: Selects the register data port (RDP) and reads or writes the control status register (CSR) selected by the register address port (RAPI).

Figure 5-1a shows the register address port and control status register bit formats. Except for CSRs, the CRs are read/write registers and are only accessible when the RAPI bit is set in CSRs. CSRs are other bit functions that allow it to be accessed at any time during normal operations.




Figure 9-14 IASCT Register Address Part (RAP) and Control/Status Register (CSR) Bit Formats

9.5.3.1 Register Address Part (RAP) and Latch - With $\overline{BUS_ACT}$ on a 1, the CPU first loads the RAP register through the RAP.

The RAP is a latched input port that accepts the address asserted to its two low-order inputs until $\overline{BUS_ACT}$ is a 1. When it closes, it latches and asserts bits RAP[2:0] that select one of the four CSRs.

The RAP is a read-write register; all bits can be read or written by the program and is cleared by reset. Except for control bits in CSRs, the CSRs are also read-write registers.

5.5.2.2 Control/Status Register 0 (CSRO) - With address bit <A01> on a 0, the CPU issues the CSR selected by the RAP register through the regular data port. All subsequent transactions take place with the selected CSR until the RAP value is changed.

CSRO contains the control and status bits described in Table 5-24. The functions described for each bit is true when the bit is set and the bits are handled by the operating program according to the following access definitions.

- **Read/Write** - The bit can be read. It can also be set or cleared by writing a 1 or 0 to it.
- **Read-Only** - The bit can only be read. (Writing a 1 or 0 has no effect.)
- **Read/Set** - The bit is read-only but can be set by writing a 1 to it. (Writing a 0 has no effect.)
- **Read/Clear** - The bit is read-only but can be cleared by writing a 1 to it. (Writing a 0 has no effect.)
- **Write-Only** - Writing a 1 to the bit initiates a LANCE function.

Except for bit <02> (the STOP bit), all register bits are cleared by setting the STOP bit or by asserting the reset input to the chip.

Table 5-24: Control/Status Register 0 (CSRO) Bit Functions

Bits	Name	Description	Bit Type
<15>	Error (ERR)	Asserts an OR summary of error bits <12-11>. Reads as a 0 when these bits are clear.	Read-Only
<14>	Babble (BABL)	Indicates a transmit timeout error. (The transmitter was enabled longer than necessary to send - maximum data frame length of 1518 bytes.)	Read/Clear
<11>	Collision Error (CERR)	Indicates that the Ethernet transceiver did not return the collision test signal (heartbeat) within 4 μ sec after completion of a normal transmission.	Read/Clear
<12>	Missed Frame (MISS)	Indicates that the receiver lost a data frame because it did not have receive buffer ownership, causing a NUI overflow.	Read/Clear

Table 5-24: Control/Status Register 0 (CSR0) Bit Functions (Cont)

Bit	Name	Description	Bit Type
<11>	Memory Error (MERR)	Indicates that the LANCE did not receive LANRDY within 25.6 μ sec after it asserted an address on the data bus.	Read/Clear
<10>	Receive Interrupt (RINT)	Set after the LANCE updates an entry in the receive descriptor ring.	Read/Clear
<09>	Transmit Interrupt (TINT)	Set after the LANCE updates an entry in the transmit descriptor ring.	Read/Clear
<08>	Initialize Done (IDON)	Indicates that the LANCE has read the initialization block and stored the parameters.	Read/Clear
<07>	Interrupt (INTR)	An OR summary of error and status bits (<11:08>).	Read Only
<06>	Interrupt Enable (INEA)	Asserts LANINT when bit <07> is set.	Read/Write
<05>	Receive On (RXON)	Indicates that the receiver is enabled. Reads as a 1 when bit <08> (IDON) is set if mode register bit <05> (DRXEN) is 0. Gated by bit <01> (STRN) and reads as a 0 until STRN is set. Also cleared by the setting of bit <11> (MERR).	Read Only
<04>	Transmit On (TXON)	Indicates that the transmitter is enabled. Set when bit <08> (IDON) is set if mode register bit <04> (DTXN) is a 0. Gated by bit <01> (STRN) and reads as a 0 until STRN is set. Also cleared by the setting of bit <11> (MERR) or by the setting of bits <14> or <15> in transmit message descriptor's number from error or retry errors.	Read Only
<03>	Transmit Demand (TDM)	Setting this bit causes the LANCE to remove the transmit descriptor ring from memory without waiting for the polltime interval.	Write Only

Table 5-24: Control/Status Register 0 (CSR0) Bit Functions (Cont)

Bits	Name	Description	Bit Type
<02>	Stop (STOP)	Setting this bit causes the LANCE to halt all activity and clear its internal logic (as if a reset).	Read/Not
		Also set by reset and cleared by the setting of bit <01> (START) or bit <00> (INIT).	
<01>	Start (START)	Setting this bit enables the LANCE to perform DMA transfers.	Read/Not
<00>	Initiate (INIT)	Setting this bit causes the LANCE to access the initiate block and execute the initialization procedure.	Read/Not

5.5.3.3 Control/Status Register 1 (CSR1) – CSR1 <15:01> store the lower bits of the first initiator block address as described in Table 5-25

Table 5-25: Control/Status Register 1 (CSR1) Bit Functions

Bits	Name	Description
<15:01>	Initiator Address (INIT_ADDR)	At the beginning of a DMA address cycle, the LANCE asserts an address on INIT_ADDR[15:01] and connects it to the address latch.
<00>	Must Be Zero (M0Z)	Unused and must be zero.

5.5.3.4 Control/Status Register 2 (CSR2) – CSR2<17:00> store the upper bits of the first control register address as described in Table 5-26.

Table 5-26: Control/Status Register 2 (CSR2) Bit Functions

Bits	Name	Description
<15:00>		Reserved
<16:00>	Initiate Address (IAIR) <16:0>	On a DMA address cycle, the LANCE initiates an address described on BUS <A2:16> (On IAIR <16:0> as used in the DPC server 100).

5.5.3.5 Control/Status Register 3 (CSR3) – CSR3 controls the byte swap function and some chip output pin definitions as described in Table 5-27.

NOTE

CSR1, CSR2, and CSR3 can only be read when the STOP bit in CSR0 is set. They must also be initialized after a reset or sleep operation.

Table 5-27: Control/Status Register 3 (CSR3) Bit Functions

Bits	Name	Description												
<15:00>		Reserved												
<02:00>	Byte Swap (BSW)	Set for a data buffer that starts on an odd byte address. Data bits <15:00> are swapped with bits <07:00> on a DMA transfer.												
<01:00>	ALE Control (ACON)	Defines the asserted state of LANCE Address Line Enable (LANALE) from pin 16. ACON = 0 ALE is asserted by 3 maskers ACON = 1 ALE is asserted by 1												
<00:00>	Byte Control (BCON)	Defines the Hold, Upgrate, and Latch Data Number outputs from the following pins: <table border="0" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td>Pin 17</td> <td>Pin 16</td> <td>Pin 15</td> </tr> <tr> <td>BCON = 0</td> <td>LATCH</td> <td>HUSUP</td> <td>HUSLD (masker)</td> </tr> <tr> <td>BCON = 1</td> <td>HUSACK</td> <td>BYTE</td> <td>HUSHQ</td> </tr> </table>		Pin 17	Pin 16	Pin 15	BCON = 0	LATCH	HUSUP	HUSLD (masker)	BCON = 1	HUSACK	BYTE	HUSHQ
	Pin 17	Pin 16	Pin 15											
BCON = 0	LATCH	HUSUP	HUSLD (masker)											
BCON = 1	HUSACK	BYTE	HUSHQ											

6.9.4 Buffer Management Protocol

The LAN operating software maintains data buffer areas in memory for the temporary storage of Ethernet data that passes through the LANCE. It also maintains tables in memory which the LANCE retrieves (under DMA transfers) and uses to access the data buffers (under DMA transfers):

The LANCE buffer management protocol uses the following table structures in managing the data table and buffer areas in memory:

- **Data buffers** - The receive and transmit data buffers occupy contiguous memory space and may start on arbitrary byte boundaries.
- **Initiate block** - The initiate block is a table in memory that stores the LANCE operating mode, the addressing parameters, and the pointers to the base addresses for the receive and transmit descriptor rings. The initiate block starts on a word (two-byte) boundary.
- **Descriptor rings** - The receive and transmit descriptor rings are tables in memory that the LANCE uses to access the receive and transmit data buffers in memory. Each descriptor ring consists of *n* entries and every entry starts on a quadword (eight-byte) boundary.

The descriptor rings provide the information path between the LANCE and the operating program for filling or emptying a data buffer in memory.

- **Message descriptors** - Each descriptor ring entry consists of four words called message descriptors. These supply the following information to access one buffer:

Points to the base address of the buffer

Specifies the length of the buffer

Specifies how the data frame is to be processed

Specifies LANCE action on an error or change in status

Multiple entries are required when a transfer exceeds the size of the buffer in memory. (Multiple data frame transmissions are required for transfers that exceed the maximum data frame length.)

Server operations begin when the operating program sets the LANCE manager (INIT) bit in the LANCR. The LANCE retrieves the initiate block from memory starting at the address specified in (NR) and (NR2) and stores the information in its internal parameter registers. It can then begin transfer operations when the operating program assembles the receive and transmit descriptor rings in memory.

5.5.5 Interrupt Stack

The interrupt stack consists of frames containing words in memory, starting on a word (two bytes) boundary as shown in Figure 5-15.




Figure 5-15 LANCE Interrupt Stack Format

The server software generates the interrupt mask before enabling the LANFE. When enabled, the LANFE performs a DMA cycle that retrieves the following operating parameters from the initiator block and stores them in its internal registers:

- Mode (MODE) - 1 word
- Physical Address (PAIR) - 1 word
- Logical Address Filter (LADF) - 4 words
- Receive Descriptor Ring Address (RDRA) - 2 words
- Transmit Descriptor Ring Address (TDRA) - 2 words

Station addressing - The LANFE uses the physical address (PAIR) register and logical address filter (LADF) registers to determine whether to accept or reject incoming data frames:

- Physical address - If the first bit of the incoming destination address is a 0, the incoming address is physical. If the address matches the contents of the PAIR register, the data frame is accepted.
- Broadcast address - The first bit must be a 1 for the broadcast address decoder or logical address filter to be enabled. A destination address of all 1s is the broadcast address and the data frame is always accepted.
- Logical address - For all other address codes with the first bit set to a 1, data frames are accepted according to the LADF register. This is an accept/reject filter that requires the operating software to do the final filtering.

When all 48 bits of the incoming address have passed through the CRC circuitry, the six high-order bits of the resulting 32-bit CRC are checked in a register that selects one of 64 bit positions in the LADF register. If the selected filter bit is a 1, the data frame is accepted.

If the LADF is all 0s, all incoming logical addresses are rejected except for the broadcast address.

Minimum data frame length - An incoming message must have a byte count of at least 64 bytes to be considered a valid data frame. Otherwise, the LANFE does not update the receive message descriptor pointing to the buffer. The contents are saved for the next data frame.

6.4.5.1 Mode (MODE) Register - **MODE** (0000) are clear during normal operation. They allow the LANE operating parameters to be changed for maintenance functions as shown in Table 6-28.

Table 6-28. Mode (MODE) Register Bit Functions

Bit	Name	Description
15	Transmit FROM	With FRM set, the LANE asserts an incoming data frame register value of the destination address.
14		Reserved
13	Internal Loopback (INTL)	Valid only if the MODE register is set INTL (sets the LANE loopback path). INTL = 0 External loopback INTL = 1 Internal loopback With INTL set, the data frame size is limited to the 48 byte limit. The actual data is 12 bytes long if the destination is 36 bytes of 0's available.
12	Receive Error (RETR)	When set, the LANE attempts each new transmission. A collision on the first attempt sets error error (RETR) bit (0000) of transmit message descriptor + (MODE).
11	Transmit Error (TERR)	Valid only in the transmit register mode. If TERR is set, the LANE and the receiver loop. The LANE makes no transmission attempts then sets error error (TERR) bit (0000) of transmit message descriptor + (MODE).
10	Disable Transmit CW (DTCH)	With DTCH clear, the transmitter generates the CR and appends it to the data frame. On a loopback test with DTCH clear, the receiver reports error (CR) if it is written to memory where it must be checked by the program. With DTCH set, the CR logic is used by the receiver. On a loopback test with DTCH set, the program sometimes generates and appends the CR . The receiver (CR) logic checks it and reports any framing errors.

Table 5-28 Mode (MODE) Register Bit Functions (Cont.)

Bit	Name	Description
<00>	Loopback (LAMP)	<p>sets the LAN/E operation to full duplex mode for loopback operation. Because of the 64-bit maximum on an Ethernet data frame, the maximum data frame size is disabled.</p> <p>The LAN/E waits until the entire message is in the buffer before transmitting it. The incoming data follows the outgoing data and is not queued in memory until the transmission is complete. (This queuing is not possible in this mode.)</p>
<01>	Disable Transmitter (DTX)	When set, disables LAN/E access to the transmitter. The receiver (RXEN bit <10> (RXEN)) is also disabled and transmissions are not attempted.
<02>	Disable Receiver (DRX)	When set, disables LAN/E access to the receiver. Transmissions (TXEN bit <10> (TXEN)) are also disabled and all incoming data frames are rejected.

5.5.5.2 Physical Address (PAADR) Register - PAADR <47:00> stores the 48-bit physical address that was assembled from the PA PHOM PAOH <00:03> must be 0

5.5.5.3 Logical Address Filter (LADR) Register - LADR <63:00> sets a 64-bit mask that is used to accept incoming logical addresses

5.5.5.4 Receive Descriptor Ring Address (RDRA) Register - RDRA <31:00> has the same functions described in Table 5-27

Table 6-29 Receive Descriptor Ring Address (RDRA) Register Bit Functions

Bit	Name	Description	
<1:20>	Receive Ring Length (RLEN) <20:0>	The three high-order bits specify the number of receive descriptors that exist as a power of two:	
		RLEN Bits	Number of Entries
		<20>	
		19	1
		18	2
		17	4
		16	8
		15	16
14	32		
13	64		
12	128		
<21:22>	Reserved		
<23:24>	Receive Ring Address (RDRA) <23:0>	Specifies the receive descriptor ring base address.	
<25:26>	Value to Zero (ZVAL) <25:0>	Receive descriptor ring 00000000000000000000000000000000.	

8.5.5.6 Transmit Descriptor Ring Address (TDRA) Register - TDRA <31:0> have the bit functions described in Table 8-20.

Table 8-20 Transmit Descriptor Ring Address (TDRA) Register Bit Functions

Bit	Access	Description
TDRA[31:20]	Transmit Ring Length (TRANLEN)	The three high-order bits specify the number of transmit descriptor ring entries as a power of two.
		TDRA Size Number of Entries
		<20>
		0 2
		1 4
		2 8
		3 16
		4 32
		5 64
		6 128
		7 256
TDRA[19]		Reserved
TDRA[18]	Transmit Ring Address (TDRA-ADDR)	Specifies the transmit descriptor ring base address.
TDRA[17]	Max. Tx Queue (MTX)	Transmit descriptor ring size register is updated only when TX-ENABLE is asserted.

8.5.6 Receive Descriptor Ring

A receive descriptor ring consists of at least one entry in memory in the format shown in Figure 8-17. Each entry points to a receive data buffer and defines how the data is to be received.




Figure 5-18 LANCE Receive Descriptor Ring Entry

Each entry consists of four words called receive message descriptors (RMDs) and is accessed on a quadword (eight-byte) boundary. The following table describes the bit functions for each descriptor.

- Receive Message Descriptor 0 (RMD0) is described in Table 5-31.
- Receive Message Descriptor 1 (RMD1) is described in Table 5-32.
- Receive Message Descriptor 2 (RMD2) is described in Table 5-33.
- Receive Message Descriptor 3 (RMD3) is described in Table 5-34.

Table 5-31 Receive Message Descriptor 0 (RMD0) Bit Functions

Bits	Name	Description
15:000	Low Address (LAWC INDEX)	Contains the low-order three address bits for the receive data buffer selected in the descriptor ring entry. Written by the program and is not changed by the LANCE.

Table 8-32. Receive Message Descriptor 1 (RMD1) Bit Functions

Bits	Items	Description
<15>	Ownership (OWN)	<p>Indicates the ownership of this entry.</p> <p>0 = Owned by the server software 1 = Owned by the LANCE</p> <p>The LANCE clears the OWN bit after filling the receive data buffer. The program sets it after reading the data (emptying the buffer). Buffer ownership can only be given up; it can not be taken.</p> <p style="text-align: center;">NOTE</p> <p>The following status bits <14:08> are set by the LANCE and are cleared by the program.</p>
<14>	Error (ERR)	An OR summary of error status bits <13:10>
<13>	Framing Error (FRAM)	Indicates that the received data frame contains both a custom tag to indicate a length error and a CRC error.
<12>	Overflow (OFL)	Indicates that a portion of the received data frame was lost because the LANCE was not able to access the buffer and store the data before the SIFO buffer overflowed.
<11>	Cyclic Redundancy Check (CRC)	Indicates that a CRC error was detected on the received data frame.
<10>	Buffer Error (BUFF)	Indicates that the LANCE has used all allocated buffers or did not acquire the next entry status in time while changing a received data frame. (OFL) is also set because the LANCE always tries to acquire the next buffer until the SIFO overflow.

Table 6-32: Receive Message Descriptor 1 (RMD1) Bit Functions (Cont)

Bits	Name	Description
<09>	Start of Frame (STF)	Indicates that this entry contains the pointer to the first data buffer for the frame. (Used when changing the data buffers.)
<08>	End of Frame (ENF)	Indicates that this entry contains the pointer to the last data buffer for the frame. (Used when changing the data buffers.)
		With STF and ENF both set at the same entry, the data frame fits into one buffer and no changing is an effect.
<07:00>	High Address (HADR <07:00>)	Contains the high-order base address bits for for the receive data buffers used selected by this entry. It is written by the program and is not changed by the LANCE.

Table 6-33: Receive Message Descriptor 2 (RMD2) Bit Functions

Bits	Name	Description
<10:00>	Start to Count (MINT)	This field is written by the program and is not changed by the LANCE.
<11:00>	Buffer Byte Count (BUNT <11:00>)	Receive buffer length in bytes. BUNT is written by the program and is not changed by the LANCE.

Table 6-34: Receive Message Descriptor 3 (RMD3) Bit Functions

Bits	Name	Description
<10:00>		Reserved and read as zero.
<11:00>	Message Byte Count (MUNT <11:00>)	Receive message length in bytes. MUNT is written by the LANCE and is changed by the program. It is valid only when RMD3 bit 01 (ERR) is clear and bit 00 (ENF) is set.

5.5.7 Transmit Descriptor Ring

A transmit descriptor ring consists of at least one entry in memory in the format shown in Figure 5-17. Each entry points to a transmit data buffer and defines how the data is to be handled.




Figure 5-17 LANCE Transmit Descriptor Ring Entry

Each entry consists of four words, called transmit message descriptors (TMDs) and is accessed on a quadword (eight bytes) boundary. The following tables describe the bit functions for each descriptor:

- Transmit Message Descriptor 0 (TMD0) is described in Table 5-15.
- Transmit Message Descriptor 1 (TMD1) is described in Table 5-16.
- Transmit Message Descriptor 2 (TMD2) is described in Table 5-17.
- Transmit Message Descriptor 3 (TMD3) is described in Table 5-18.

Table 5-36 Transmit Message Descriptor 1 (TMD1) Bit Functions (Cont)

Bit	Name	Description
<09>	Start of Frame (STF)	Indicates that this entry contains the pointer to the first data buffer for the frame used when chaining the buffers.
<08>	End of Frame (ENF)	Indicates that this entry contains the pointer to the last data buffer for the frame used when chaining the buffers. With STF and ENF both set in the same entry, the data frame fits into one buffer and no chaining is in effect.
<07:00>	High Address (MAHR <07:00>)	Contains the high-order byte address bits for the transmit data buffer area selected by this entry written by the program and not changed by the LANCE.

Table 5-37 Transmit Message Descriptor 2 (TMD2) Bit Functions

Bit	Name	Description
<15:12>	Must be One (MBO)	This field is written by the program and is not changed by the LANCE.
<11:00>	Buffer Size Count (BSC <11:00>)	Transmit buffer length in bytes. The two's complement of the MBO value is written by the program and is not changed by the LANCE.

Table 6-23: Transmitt Message Descriptor 3 (TMD3) Bit Functions

Bits	Name	Description
0100	Buffer Error (BLE)	Set on a transmission where the ENF flag (TMD2 bit 0100) is set on for the current buffer and the LAN-E does not own the next buffer. If LAN-E is set because the LAN-E attempts to read another data until the NBLD is empty.
0101	Collision Error (CE)	Indicates that data was lost because the NBLD emptied before the end of the data frame and further data was not received in time.
0110	Reserved	The LAN-E writes this bit as a zero.
NOTE		
Bits 0111, 0112, 0113 are set by the LAN-E and are cleared by the program.		
0111	LANE Timeout (LNT)	Indicates that a timeout occurred after the LAN-E stopped the timer. A retry is not attempted.
0112	Loss of Carrier (LAC)	Indicates that the carrier presence upon receipt during a LAN-E-assisted transmission. A retry is not attempted.
0113	Retry Error (RE)	Indicates that the LAN-E made <u>16</u> consecutive attempts to transmit because of collisions. With (RE) set, the register for (RE) in the message board. (RE) is set after one unsuccessful attempt.
0114-0115	Time Interval Reflections (TIR)	Counts the LAN-E transmit checks from the start of a transmission to a collision detection. The resulting value is useful in determining the approximate distance to a fault on the Ethernet coaxial cable but is only valid if (RE) is set.

6

Hardware Description

6.1 General

The DEC server 100 Terminal Server is a stand-alone communications device. Table top mounted, it requires a minimum of 6 inches clearance on all sides for proper ventilation, with sufficient clearance in the back for cable and service access.

For site preparation and installation information, refer to the *DEC server 100 Terminal Server Site Preparation/Methods and Installation Guide*.

6.2 Features

6.2.1 Hardware Options

The DEC server 100 and its supporting hardware are available under the option designations listed in Table 6.1.

Table 6-1 DECserver 100 Hardware Options

Option	Designation
DECserver 100 Terminal Server (100) 120 VAC	DSRVA-AA
DECserver 100 Terminal Server (220) 240 VAC	DSRVA-AP
DECserver 100 Country Kits	
U.S.A. and Canada (English) Canada (French)	DSRVK-AA DSRVK-AC
United Kingdom	DSRVK-AE
Germany	DSRVK-AG
Japan	DSRVK-AJ
France	DSRVK-AP
Spain	DSRVK-AS
Australia and New Zealand	DSRVK-AZ
Ethernet Connector	DEA7K
Ethernet Loopback Connector	HE100
Terminal Emulation Connector	HE100

6.2.2 Approved Terminals

The Digital Equipment Corporation terminals listed in Table 6-2 are supported by the terminal server at transfer speeds up to 19200 baud in the interactive terminal mode and up to 9600 baud in flow-controlled block mode or file transfer mode.

Table 6-2: Approved DIGITAL Terminals

Hardcopy Terminals

LA10, LA100, LA1000
LA120, LA150
LA14, LA16, LA18

Video Display Terminals

VT30, VT32, VT32.1, VT34 or VT34.1 mode
VT100, VT101, VT102, VT120, VT131,
VT220, VT240, VT241

Intelligent Terminals/Personal Computers

GH1 or VT100 or VT100 mode
RAINBOW 1.00, DECmate II,
PR10, 115, 120, 120a or VT100 emulation mode

6.2.3 Rear Panel Elements

Table 6-3 describes the functions of the LED indicator, cable connectors and switches located on the rear panel. Refer to Chapter 3 for information on the possible error conditions signaled by the LED indicator.

Table 6-3. Rear Panel Element Functions

Element	Function
LED Indicator Array	
ON	The self test sets the indicator to the on state if it successfully passed all diagnostic tests. It then calls the monitor program to request a download load of the LAI operating software from a Phase IV DDC test host. If the load is successful, the LAI operating software (the server software) is installed and the server is reprogrammed.
Flashing	If the self test detects one or more nonfatal diagnostic errors, it sets the indicator to the flashing state, then calls the monitor program and attempts to reinitialize the server. The host or the server manager may elect to continue or to shut operations.
OFF	If power is applied and the self test detects any fatal errors, it leaves the indicator in the off state and halts. The server does not attempt to boot.
Mount for Factory Settings Switch (1) (1)	It requests the terminal server to the original factory set default parameters as described in Chapter 7, Section 7.2.3.
AC Power Inlet Receptacle	Accepts the ac power cord. A circuit breaker power cord is included in the standard kit with each unit.
AC Voltage Input Receptacle Switch	Factory set to 120V ac (standard). The 120V/240V factory set switch can be reprogrammed to the 120V/240V.
AC Line Fuse Holder	The 120V/240V ac receptacle is a 15A/20A/30A/40A fuse. The 120V/240V ac receptacle is a 15A/20A/30A fuse.
Transceiver Cable Connector (2)	Accepts the transceiver cable connection. The other end of the cable plugs into an Hewlett-Packard Ethernet transceiver. The 120V/240V ac receptacle must accept the
Terminal Connections (1) (2)	Each connector accepts an RS-232C or RS-485 V.22 compatible connection.

6.3 Specifications

The terminal server module and power supply are mounted inside a metal case that provides radiative cooling (RFR) shielding. The unit is enclosed in a plastic case.

6.3.1 Physical Specifications

Figure 6-1 shows the terminal server's dimensions. Table 6-4 lists the dimensions and weight.




Figure 6-1 DECserv 100 Terminal Server Dimensions

Table 6-4 Physical Specifications

Item	Dimensions and Weight
Width	10.00 inches
Depth	12.00 inches
Height	1.50 inches
Weight	4.50 lbs

6.3.2 Electrical Specifications

Table 6-5 lists the IBCU server I/O electrical specifications.

Table 6-5. Electrical Specifications

Item	Specification
External Interconnect Ports	Manufacture certified digital bandwidth up to 10 million bits per second (Mbps) and up to 100 million bytes per second (MBps) of electrical signals forward pass and return pass at port
Terminal Ports	Eight full duplex point-to-point serial ports conforming to EIA RS-232C/VT1.5/23
Terminal Hand Shakes	RS-232C handshaking protocol supported for all serial ports
Terminal Data Format	7-bit data characters with 1 stop bit, parity optional, and baud rates up to 19200
Terminal Data Rates	300, 600, 1200, 2400, 4800, 9600, 19200
Operating Temperature	0°C to 40°C
Relative Humidity	10% to 90% non-condensing
AC Power Consumption	See Table 6-6
Thermal Output	See Table 6-6
AC Input Voltage	Single phase AC, 60 Hz, 100-240 Vac nominal for the IBCU A-A 100-240 Vac nominal for the IBCU A-AM
AC Line Fuse	See Table 6-6 for the IBCU A-A Type T-10A for the IBCU A-AM
DC Power Supply	5.0 Vdc 12.0 Vdc 24.0 Vdc

6.4 Data Cable Connectors

6.4.1 Terminal Connector Pin Assignments

Table 6-6 lists the pin assignments for each of the 25-pin D-subminiature (D-25) terminal connectors on the back of the terminal server.

Table 6-6: Terminal Connector Pin Assignments

Pin No.	Signal	Function
1	Ground	Signal Ground
2	RS-232 C	Terminal Data
3	RS-232 C	Reverse Data

6.4.2 Ethernet Terminal Connector Pin Assignments

The Ethernet transceiver cable requires four twisted pairs: three differential twisted pairs and one power pair that are separately shielded inside a shielded outer cover.

The pin assignments for the 15-pin Ethernet transceiver cable connector are listed in Table 6-7.

Table 8-7 Ethernet Transceiver Connector Pin Assignments

Pin No.	Signal	Function
1	PIN 10/9 CABLE SHIELD 1	Data cable shield to signal ground
2	PIN COLL L	Collision pin (sense)
3	PIN COLL H	Collision pin (sense)
4	PIN TX DATA L	Transmit data (+)
5	PIN TX DATA H	Transmit data (-)
6	PIN RX DATA L	Receive data (+)
7	PIN RX DATA H	Receive data (-)
10	+12V	+12 V supply to transceiver
11	+12V RET	+12 V return to signal ground

8.5 Data Cables

8.5.1 Terminal Connector Cables

Table 8-8 lists the available types and lengths of terminal connector cables. These are standard cables with straight through RS-232-C end connectors.

- The RS-232C null modem cable is used for direct connections to a local terminal.
- The RS-232C terminal cable connects the terminal server to a null-modem cable from an existing terminal.

Table 6-8. Terminal Connector Cables

Description	Part Number
Half-Duplex Cables	
10 m (30 ft)	HC 227-10
7.5 m (25 ft)	HC 227-25
10 m (33 ft)	HC 227-33
15 m (50 ft)	HC 227-50
22.5 m (75 ft)	HC 227-75
30 m (100 ft)	HC 227-100
Attachment Cables	
1 m (3 ft)	HC 228-10
1.7 m (5 ft)	HC 228-17
2.5 m (8 ft)	HC 228-25
10 m (33 ft)	HC 228-33
15 m (50 ft)	HC 228-50
22.5 m (75 ft)	HC 228-75
30 m (100 ft)	HC 228-100

6.4.2 Ethernet Transceiver Connector Cables

Table 6-9 lists the available types and lengths of Ethernet Transceiver connector cables.

- Cables are available with PVC or Teflon™ insulation and with straight through or right angle end connectors.
- Teflon-insulated cables must be used in environments or spaces such as air-return plenums.
- Office cables are PVC insulated but are smaller in diameter and more flexible for use in office areas.

Copyright © 1999 by Cisco Systems, Inc. All rights reserved. Cisco Confidential

Table 6-9 Ethernet Transceiver Connector Cables

Description	Part Number
Straight through connectors, RJ-45 standard	
10 m 100 Ω STP	ENX1A-01
19 m 100 Ω STP	ENX1A-10
29 m 100 Ω STP	ENX1A-20
Right-angle connectors, RJ-45 standard	
10 m 100 Ω STP	ENX1B-01
19 m 100 Ω STP	ENX1B-10
29 m 100 Ω STP	ENX1B-20
Straight through connectors, Teflon dielectric	
10 m 100 Ω STP	ENX1C-01
19 m 100 Ω STP	ENX1C-10
29 m 100 Ω STP	ENX1C-20
Right-angle connectors, Teflon dielectric	
10 m 100 Ω STP	ENX1D-01
19 m 100 Ω STP	ENX1D-10
29 m 100 Ω STP	ENX1D-20
Other cables, straight through connectors	
10 m 100 Ω STP	ENX1E-01
19 m 100 Ω STP	ENX1E-10
29 m 100 Ω STP	ENX1E-20
Other cables, right-angle connectors	
10 m 100 Ω STP	ENX1F-01
19 m 100 Ω STP	ENX1F-10
29 m 100 Ω STP	ENX1F-20

Index

A

Addressing, Functional Server, 3-11 - 3-24
address space under 1000, 4-3, 4-6
address, 3-17
DART registers, 4-6, 5-14, 5-19, 5-26
EEPROM, 3-24
LANE registers, 4-2, 5-14, 5-19
PAL, 3-17, 3-18
PA PROM, 3-24
power up, 3-19
program RAM, 3-20
program ROM, 3-22
selection, 3-17
Application mode, 1-8
block mode, 1-8
interactive mode, 1-8
Approved terminals, 5-1
Arbitrator bus, 3-10
Assistance volunteers, 1-1, 1-2
Auxiliary control register, DART, 5-26

B

Block mode, 1-8
Broadcast address, 1-10
Bus arbitration, 1-10
Bus, data address, 1-2, 1-4, 1-11, 1-12, 1-20, 1-43, 1-47

C

Cables and connectors
see Hardware
CCITT V.24/V.22bis, 3-21
Central processor unit (CPU), 3-2, 3-3, 3-7
Channel-A and B, DART
see Transmit-receive modules
Checksum test, 1-10
Clock timer, 3-20, 3-21
Clock, 3-20
Clock selective mode, DART, 3-16, 3-17
Command registers, DART, 3-16, 3-19
Commands, local mode
see Local mode commands
Commands, ODT
see ODT
Command, port, definition, 1-14, 1-20
control test (checksum), 1-10
CPU, 3-2, 3-3
CSMA/CD, 1-11
Connecting to Ethernet, 1-11
Connectors and cables
see Hardware
Control/status registers, LANs, 1-11
Control/status registers, (DART)
see Interrupt control/status registers
Cycle redundancy check (CRC), 1-11, 1-20

interrupt mode, 1-8
 interface
 Ethernet, 5-48 - 5-77
 terminal, 5-25 - 5-48
 interrupt gap, 1-25, 1-26
 interrupt, 5-10 - 5-13
 control, 5-10
 CPU response, 5-12
 CPU cycle, 5-11
 vector, 5-11
 interrupt control counter-timer registers, DART, 5-44 - 5-45
 auxiliary control register (ACR/CS/DC), 5-45
 counter-timer registers (CTUR/CTLR), 5-47 - 5-48
 counter-timer start/stop commands (CTSTR/CTSTP), 5-48
 counter-timer range, 5-48
 interrupt mask register (IMR), 5-47
 interrupt status register (ISR), 5-45 - 5-47
 interrupt priority level (IPL), 5-7
 enactors, 5-11

K

keep alive timer, 2-8

L

LANCE, 5-1, 5-10, 5-21 - 5-58
 address cycle, 5-56
 buffer management, 5-64
 bus arbitration cycle, 5-56
 data cycle, 5-20, 5-57
 features, 5-56
 initialize block, 5-65 - 5-77
 logical address filter, 5-68
 operating modes, 5-57
 receive, 5-58
 receive descriptor ring, message descriptors, 5-70 - 5-73
 register address port (RAP), 5-19, 5-59
 register data port (RDP) and control status registers (CSR), 5-58 - 5-61
 transfers with program RAM, 5-58
 transmit, 5-57
 transmit descriptor ring, message descriptors, 5-74 - 5-77

LED indicator, 1-4, 6-2
 Load host resistor, 1-2, 1-3, 1-21, 5-8, 5-9
 Local area controller for Ethernet (LANC),
 see LANCE
 Local area network (LAN), 1-2, 1-3
 Local area transport (LAT), 1-7, 1-8, 1-4
 Local reads, 1-7
 commands, 1-8
 entering commands, 1-12
 message types, 1-18
 operating modes, 1-8, 1-9
 system commands, 1-8, 1-11
 terminal commands, 1-8, 1-10
 Logging in on the server, 1-8, 1-12
 Logical address filter, 5-68

M

Manchester encoding, 1-24
 Manufacturing mode, 2-8
 Microcomputer logic, 5-1, 5-2 - 5-8
 Mode registers, DART, 5-26, 5-37 - 5-39
 Mode register, LANCE, 5-67
 Modem server, 1-5, 1-8
 applications, 1-8
 exam, 1-8
 services, 1-7
 Motorola Incorporated, 1-1
 Multicast address, 1-26

N

Network access, Ethernet, 1-24
 Network protocol, Ethernet, 1-24

O

ODT, 4-1 - 4-11
 ODT, accessing terminal server address space, 4-3 - 4-6
 ODT breakpoint commands, 4-12 - 4-14
 ODT command functions, 4-2 - 4-4
 command summary, 4-3 - 4-5
 input errors, 4-3
 ODT CPU register commands, 4-8, 4-9
 ODT dump commands, 4-9 - 4-11

ODT, 4-1 - 4-13

- enabling and entering, 4-1, 4-2
- hardware requirements, 4-1
- memory and device register commands, 4-6
- program control commands, 4-3, 4-4
- running programs under ODT, 4-11 - 4-13

Ongoing reliability test (OIRT), 4-1

Operating commands, LAT, 1-6

Operating modes, LAT, 1-6, 1-7

- application modes, 1-8
- local mode, 1-7
- service mode, 1-7

Options, hardware, 1-1, 1-2, 6-1

Output port, UART

- see Input/multiplex port registers

P

PAL, 2-1, 2-17, 2-18

PA PROBE, 2-7, 2-19, 2-24

Parameters, 1-3, 1-12, 6-3

Phase IV DECODE bus, 1-3, 1-4

Physical address register, LANCE, 2-17

Physical specifications, 4-5

Pin assignments, connectors, 1-4, 1-5, 6-7, 6-8

Power up mode, self-test, 2-1, 2-2

Power up reset, 2-2

Power up sequence, 1-4

Proactive, 1-7, 1-7a

Privileged local mode, 1-7

Program RAM, 1-3, 1-6, 2-1, 2-11

Program ROM, 1-7, 1-8, 2-1, 2-7

Programmable array logic

- see PAL

Processor type, 1-24, 1-25

R

RAM, program, 1-3, 1-6, 2-1, 2-11

Receive description msg message description

- see LANCE

Receive port, 1-20

Refresh timer, 1-21

ROM, program, 1-7, 1-8, 2-1, 2-7, 2-11

Reset, power up, 2-2

RS 232 CIVITY A, 1-6, 6-6

S

Self-test program, 2-1, 2-13

Self-test modes, 2-1, 2-4

—diagnostic modes, 2-10 - 2-12

error mode, 2-4

hard error types, 2-5, 2-7, 2-8

initialized mode, 2-2, 2-3

manufacturing mode, 2-4

power-up mode, 2-2

soft error types, 2-5

Serial interface adapter

- see SIA

Server, terminal, 1-1

Service mode, 1-6, 1-7

SET command, ODT, 4-10, 4-12, 4-13

SIA, 3-49 - 3-51

Slot/delayance time, 1-23

Soft error types, self-test, 2-4, 2-5

Software, 1-7

Source address, 1-23, 1-26

Specifications, 6-4 - 6-8

electrical, 6-6

physical, 6-7

Status message types, local mode, 1-18

Status registers, UART, 6-16

System commands, 1-8, 1-11

T

Terminal server, 1-1

- addressing, see Addressing, terminal server

application mode, 1-8

Terminal cables, connectors

- see Hardware

Terminal commands, local mode, 1-8, 1-10

Tests, diagnostic, 1-7, 1-8

Timers, SIA, 1-9

channel, 1-9

keep alive, 1-9

refresh, 1-10, 1-11

scheduling, 1-10

Transceiver cables, connectors

- see Hardware

Transceiver hardware, 1-1, 1-10, 1-11, 1-12

Transmit port, 1-20

1. **INDEX**

2. **INDEX**

3. **INDEX**

U

4. **INDEX**

V


5. **INDEX**

W

6. **INDEX**

IMAGE EVALUATION
TEST TARGET (M1-3)

digital



152mm

BELL HOWELL

Imaging Systems Division

