

UNIVERSAL ASSEMBLER VERSION 3.1 FEBRUARY 29, 1980 (IN-HOUSE)

CONFIDENTIAL PROPRIETARY INFORMATION

THIS ITEM IS THE PROPERTY OF DATAPOINT CORPORATION, SAN ANTONIO, TEXAS, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS ITEM MAY NOT BE TRANSFERRED FROM THE CUSTODY OR CONTROL OF DATAPOINT EXCEPT AS AUTHORIZED BY DATAPOINT AND THEN ONLY BY WAY OF LOAN FOR LIMITED PURPOSES. IT MUST NOT BE REPRODUCED IN WHOLE OR IN PART AND MUST BE RETURNED TO DATAPOINT UPON REQUEST AND IN ALL EVENTS UPON COMPLETION OF THE PURPOSE OF THE LOAN.

NEITHER THIS ITEM NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO PERSONS NOT HAVING A NEED FOR SUCH USE OR DISCLOSURE CONSISTENT WITH THE PURPOSE OF THE LOAN, WITHOUT THE PRIOR WRITTEN CONSENT OF DATAPOINT.

COMMAND LINE WAS: SNAP3 PROC14.PROC,,,PROC144;GBQPLX

INCLUSION A: PROCINC/TXT:DR0
 INCLUSION B: PROC14/LIB:DR0.PMACMIC
 INCLUSION C: PROC14/LIB:DR0.GMACROZ
 INCLUSION D: PROC14/LIB:DR0.PROCEQUS
 INCLUSION E: PROC14/LIB:DR0.BDEF1800
 INCLUSION F: PROC14/LIB:DR0.MDEF1800
 INCLUSION G: PROC14/LIB:DR0.PORTEQUS
 INCLUSION H: PROC14/LIB:DR0.PORTASGN
 INCLUSION I: PROC14/LIB:DR0.PROCP4

D 20.A CAPIVS EQU 0 INVERTED DISPLAY SCREEN VERSION **NEW**

*** ERRORS: D

PROGRAM NAME: PROC

PROGRAM ADDRESS BLOCKS:	010000	/ABSOLUTE/	SIZE=000000	(ABS)
	167400	/SYSIVR/	SIZE=000400	(ABS)
	170000	/SYSROM/	SIZE=000047	(ABS)
	000000	/PROCL/	SIZE=002000	(REL)
	000000	/PROCP/	SIZE=004000	(REL)

PRIMARY TRANSFER ADDRESS: 000000 /PROCL/

EXTERNAL DEFINITIONS:

POR	000000 /PROCL/	SCLSTW	000271 /PROCL/	MIN	000115 /PROCL/	IVIOLs	000266 /PROCL/
MOUT	000150 /PROCL/	BP	000236 /PROCL/	SC	000240 /PROCL/	SCRAMI	000242 /PROCL/

SCROMLI	000250 /PROCL/	SCROM	000260 /PROCL/	SCROML	000257 /PROCL/	SCDON	000304 /PROCL/
UDPOP	000263 /PROCL/	UDOP	000270 /PROCL/	SCLST	000274 /PROCL/	SCRAM	000302 /PROCL/
BETA	000400 /PROCL/	ALPHA	000417 /PROCL/	SYSRETI	000512 /PROCL/	REGS	000563 /PROCL/
STL	000650 /PROCL/	RIND	001215 /PROCL/	SYSTAT	000755 /PROCL/	BT	001000 /PROCL/
RIN256	001110 /PROCL/	RINST	001116 /PROCL/	BCP	001126 /PROCL/	RIN16	001207 /PROCL/
BFSB	001222 /PROCL/	BFAC	001226 /PROCL/	BFS	001300 /PROCL/	SLC	001346 /PROCL/
SRC	001355 /PROCL/	SRE	001366 /PROCL/	CCS	001402 /PROCL/	PLR	001407 /PROCL/
PSR	001440 /PROCL/	INCPA	001463 /PROCL/	INCP	001470 /PROCL/	DECPA	001512 /PROCL/
DECP	001517 /PROCL/	DECX	001541 /PROCL/	INCX	001543 /PROCL/	DS	001647 /PROCL/
DLHL	001651 /PROCL/	DL	001655 /PROCL/	BRL	001731 /PROCL/	EI	001745 /PROCL/
DI	001756 /PROCL/						

EXTERNAL REFERENCES (UNDEFINED SYMBOLS):

RCVMRK	RETS	SRVRPT	EXMOUT	FETCHW	PSHST0	PCMOD	SRVDO	POPST0	SYSRETO	FETCHRW	FETCHI
MEMPFS	FETCH	EIROJ									

UNUSED LABELS:

MEMPFS

- 1. *
- 2. . 2.14.I HJS 82 AUG 7 DO A NEW IMA WITH OUTPUT MODEM CONTROLS
- 3. . 2.14.F HJS 80 JAN 16 START CHANGES FOR IMA VERSION
- 4. *
- 5. . 2.13 HJS 79 FEB 12 VERSION 13 RELEASE
- 6. . 2.13.A HJS 79 JAN 22 FIX REGS TO WORK WITH ACCESS PROTECTED STACK
- 7. *
- 8. . 2.12 HJS 78 OCT 16 FINAL RELEASE
- 9. . 2.12.D HJS 78 OCT 15 CHANGE SYSTAT SO CAN TELL THE PRE-RELEASE LEVEL
- 10. . 2.12.C HJS 78 OCT 12 CORRECT THE PC FOR MEMORY FAULTS TO MATCH 6600 PC
- 11. . 2.12.A HJS 78 SEP 05 REFORMAT, RECOMMENT & FIX STACK FOR ACCESS ENABLE
- 12. . 12 THE NUMBER IS OCTAL!! TO MATCH DEBGU ? DISPLAY
- 13. *
- 14. . 2.9 HJS 78 JUL 20 FINAL RELEASE OF VERSION 9
- 15. . 2.9.K HJS 78 APR 23 SPLIT PROC, MAKE RELOCATABLE, CHANGE APF, ADD AML
- 16. . 2.9.J HJS 78 MAR 20 RESTRUCTURE INTERRUPT SEQUENCE & MINOR MODS
- 17. . 2.9.I HJS 78 FEB 27 CORRECT 9.H FOR FAULT CLEANUP
- 18. . 2.9.H HJS 78 FEB 16 EVERYBODY MEMPF'S, KEYBOARD SCAN, & SIR CHANGE
- 19. . 2.9.G HJS 78 FEB 3 CORRECT TIMING, COMMENTS, & ADD POR TIMEOUT
- 20. . 2.9.F HJS 78 JAN 11 FIXING MIN/MOUT TIMINGS
- 21. . 2.9.E HJS 78 JAN 4 TESTING REPEATED KEYIN CONTROLS
- 22. . 2.9.D HJS 77 DEC 21 CORRECT STL INSTRUCTION
- 23. . 2.9.C HJS 77 DEC 13 BACK OFF FROM KBD RPT & RE-DO STL FOR TIMING
- 24. . 2.9.B HJS 77 NOV 20 INCLUDE TIMINGS AS CALCULATED & FIX MINOR BUGS
- 25. . 2.9.A HJS 77 NOV 14 CHANGE KEYBOARD CODE TO AID REPEATED KEY CONTROL
- 26. *
- 27. . 2.8.B HJS 77 SEP 22 MTI CHANGE SO LENGTH IS 2 BYTE NUMBER
- 28. . 2.8.A HJS 77 SEP 19 MTI CHANGE TO ALLOW MFRPT ON ANY INTERRUPT
- 29. *
- 30. . 2.7. HJS 77 SEP 7 MINOR BUG-FIX AND OPTIMIZATION FOR RELEASE
- 31. *
- 32. . 2.H.B HJS 77 AUG 31 MTI SPECIAL VERSION
- 33. *
- 34. . 2.5.C HJS 77 AUG 16 UPDATE COMMENTS ON THE CODE
- 35. . 2.5.B HJS 77 JULY 13 CORRECTED NAMES FOR COM REGISTERS
- 36. . 2.5.A HJS 77 JULY 12 UP TO NEXT NEW VERSION NUMBER
- 37. *
- 38. . 2.4.B HJS 77 JULY 12 FIXED ILLEGAL MAR CHANGE IN REGL RETURN TO FETCH
- 39. . FIXED FILE TO CONFORM TO VRP FORMAT (A LITTLE)
- 40. . 2.4.A HJS 77 JULY 7 INITIAL PRE-RELEASE OF THE MICRO-CODE

DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 4 PROC14/LIB:DR0.PROC

MICRO-PROCESSOR EMULATION SUPPORT CODE - HJS -
SATURDAY, AUGUST 7, 1982 -- 3:41:47 PM

07AUG82 15:52

41.

*

42.
43.
44.
45.
46.
47.
48.
49.
50.
51.
52.
53.
54.
55.
56.
57.
58.
59.
60.
61.
62.
63.
64.
65.
66.
67.
68.
69.
70.
71.
72.

```

+
. USEFUL INFORMATION TO BE PASSED ON:
*
. *****
. IF SECTOR CONTAINING SEKBS1 IS WRITE PROTECTED THEN CAN NOT DO A RESTART!!!!
. *****
. DL$DO CODE, ACC$DO & SYSRET FORCE! PRIVED MODE TO BE SURE CAN WRITE/ACCESS
. MEMORY THAT PROTECTED, FXIO, COMM MUST DO THIS ALSO!!
. *****
. ALL SMR'S AND MDW'S MUST HAVE FOLLOWING MWAIT ,MEMPFX EVERYWHERE
. IN THE CODE EVEN IF MWAIT ,S+1 IS USED (IGNORING MEMORY FAULT)
. *****
. FOR TESTING MEMPF, CHANGE MWAIT MACRO TO BE JT,MP S+1 <<<
. CODE THERE, TESTABLE AS USED BUT NO EFFECT!!
. *****
. EACH SERVICE ROUTINE THAT USES THE MAR MUST HAVE A MWAIT ,S+1 BEFORE THE
. MAR CHANGED, IF NOT USED, RETURN THROUGH SRVNXT!
. *****
. ALL INPUTS FROM A PORT INSTRUCTION SHOULD BE LOGICAL (OUTPUT CAN ONLY BE
. LOGICAL OR 'IT').
. ARITHMETICS MAY BE DONE ON INPUTS WITH CAUTION. ONLY IF THE DATA HAS NO SETU
. TIME, i.e. MDR IS OK, BUT IMPI OR URI ARE NO-NO'S.
. *****
. DELAY AROUND SECTOR TABLE WRITES IS NOT NECESSARY.
. *****
. DELAY DURING FONT LOAD IS ONLY AFTER LDCH. A 400 nSEC. DELAY IS NECESSARY
. FROM AFTER LDCH TO ANY OF RDLM, SDLM, SKCH, MAROL, OR LDMAP.
. ALSO, RDLM AND SDLM SHOULD NOT BE TOO CLOSE TOGETHER.
. *****
.
INC PROCINC

```

14.A
15.A
16.A

* TYPE	SNAPOPT	X	
	EQU	4	DEFINE VERSION OF MACHINE TO BE ASSEMBLED
	INC	PROC14.PORTASGN	PORT ASSIGNMENT DISPLAY

DATAPOINT CONFIDENTIAL INFORMATION - SEE PAGE 1

MICRO-PROCESSOR EMULATION SUPPORT CODE - HJS - 07AUG82 15:52
 . THE PORT ASSIGNMENTS, ORGANIZED BY PORT - SUBPORT NUMBER IN IN/OUT PAIRS

3.H
 4.H
 5.H
 6.H
 7.H
 8.H
 9.H
 10.H
 11.H
 12.H
 13.H
 14.H
 15.H
 16.H
 17.H
 18.H
 19.H
 20.H
 21.H
 22.H
 23.H
 24.H
 25.H
 26.H
 27.H
 28.H
 29.H
 30.H
 31.H
 32.H
 33.H
 34.H
 35.H
 36.H
 37.H
 38.H
 39.H
 40.H
 41.H
 42.H
 43.H
 44.H
 45.H
 46.H
 47.H
 48.H
 49.H
 50.H
 51.H

```

*
.PORT
. SUB 0 1 2 3 4 5 6 7
. 0 0 LIREG LIMP BASW MODW STW LUF LUCF
. 0 I MODIN INBUS MIFIN SDLCIN ACUIN
. 0 0 IIMP DIMP COMF CHUF IMAR DMAR
. 10 I
. 1 0 OTBUS MDW LSPKR SDLCOT ACUOT SDLCMD MIFADR MIFDAT
. 0 I SRVREQ STATUS IDCODL IDCODH UCFLG MDR STEK
. 1 0 MIFSTB MIFIAK MIFSTB2 SINS SIOD CSRF CSTF SOTS
. 10 I
. 2 0 LDCH LDMAP SKCH SDLM KBSC RDLM CMPF SMR
. 0 I KBDD SNID
. 3 0 URFO
. I
. 4 0 URO (MR2XXL)
. I MARIL
. 5 0 URO (MR2XXH)
. I MARIH
. 6 0 MAROL (XX2MRL)
. I URI
. 7 0 MAROH (XX2MRH)
. I URI
.
. USER IO PORTS 4-7
. REGS 0 URA URB URC URD URE URH URL URX
. 10 PCH PCL SPH SPL PSW I35 I02 IMP
*
.SUBBITS 0 1 2 3 4 5 6 7
.
.SRVREQ: SCPMEM SCMBUS SCSDLCR SCSDLCT SCDSPNL SCONMS SCHUMS
.
.STATUS: STUSCF STIODR STPFIN STPF0U STKBKC STKBNS STKBRDY STBOILN
.
.MODW: SWINTE SWBASD SWUSER SWSTDT SWRPT SWALBT
.
.STEK: STLA STLW STLSP
.
    
```

MICRO-PROCESSOR EMULATION SUPPORT CODE - HJS - 07AUG82 15:52
THE PORT ASSIGNMENTS, ORGANIZED BY PORT - SUBPORT NUMBER IN IN/OUT PAIRS

52.H
53.H
54.H
55.H
56.H
57.H
58.H
59.H
60.H
61.H
62.H
63.H
64.H
65.H
66.H
17.A
1.I 000002
2.I 000014
3.I
4.I 000004
5.I
6.I
7.I
8.I
9.I
10.I
11.I

*
 . JUMP INPUT CONDITION CODES ARE:
 .
 .SELECT 0 1 2 3 4 5 6 7
 .
 . CARRY ZERO MEMRDY PARITY IMPZERO IMPODD BUSRDY TRUE
 .
 *
 . DOUBLY NAMED (SUB)PORTS ARE:
 .
 . URO <> MR2XXL
 . URO <> MR2XXH
 . MAROL <> XX2MRL
 . MAROH <> XX2MRH
 .
 . INC PROC14.PROCP4 INDIRECT TO PARAMETER FILE
 VER EQU 2 1800 - INFO INSTRUCTION PROCESSOR NUMBER
 REV EQU 014 INFO INST. MICRO-CODE REVISION NUMBER
 .
 TYPE EQU 4 =0 FOR 1800 PROCESSOR (DISK, ICA)
 . =1 FOR 1871 PROCESSOR (DISK, ICA, APF/AML)
 . =2 FOR 3800 PROCESSOR (ICA)
 . =3 FOR 3802 PROCESSOR (RIM)
 . =4 FOR 38MP PROCESSOR (IMA)
 *
 .
 * SNAPOPT X
 *

14.I		*		
15.I		. CONDITION CODES		
16.I		.		
17.I	020002	MO	EQU F6+2	MEMORY READY
18.I	020003	MP	EQU F6+3	MEMORY FAILURE (OF ANY SORT!)
19.I	020004	IZ	EQU F6+4	IMPLICIT REGISTER ZERO
20.I	020005	IO	EQU F6+5	IMPLICIT REGISTER ODD
21.I	020006	BR	EQU F6+6	BUS READY (MICRO-BUS ONLY)
22.I		*		
23.I		. REGISTER ALLOCATION		
24.I		.		
25.I	010002	Q	EQU F5+02	NOBODY SHOULD DO WRITE'S TO Q
26.I		.		
27.I	010000	PDLNP	EQU F5+0	DISPLAY LINE POINTER
28.I	010001	KBSCNT	EQU F5+01	KEYBOARD SCAN COUNTER
29.I	010002	SCANSV	EQU F5+02	KEYBOARD SAVED SCAN NUMBER, REPEATED AI
30.I		*		
31.I		. DISKETTE CONTROL REGISTERS		
32.I		.		
33.I	010003	MADR	EQU F5+03	DISKETTE DEVICE ADDRESS
34.I	010004	MBITS	EQU F5+04	DISKETTE I/O CONTROL, FUNCTION & STATUS
35.I	010005	MBSTAT	EQU F5+05	DISKETTE STATE CONTROL LINK REGISTER
36.I	010006	MCRCH	EQU F5+06	DISKETTE CRC GENERATOR STORAGE REG.
37.I	010007	MCRCL	EQU F5+07	DISKETTE CRC GENERATOR STORAGE REG.
38.I	010010	MDSKS	EQU F5+010	DISKETTE HEADER READ SECTOR NUMBER
39.I	010011	MDSKT	EQU F5+011	DISKETTE HEADER READ TRACK NUMBER
40.I	010012	MTRAK	EQU F5+012	DISKETTE USER DESIRED TRACK NUMBER
41.I	010013	MSECT	EQU F5+013	DISKETTE USER DESIRED SECTOR NUMBER
42.I		.		* APF VERSION ABOVE 2 BYTES IN MEMORY *
43.I		*		
44.I		. HONEYWELL-APF DMA CHANNEL CONTROL REGISTERS		
45.I		.		
46.I	010013	APFRP	EQU F5+013	APF RECEIVER POINTER LSB
47.I	010014	APFRK	EQU F5+014	APF RECEIVER COUNTER LSB
48.I	010015	APFTP	EQU F5+015	APF TRANSMITTER POINTER LSB
49.I	010016	APFTK	EQU F5+016	APF TRANSMITTER COUNTER LSB
50.I		*		
51.I		. AUDIO CHANNEL CONTROL REGISTER		
52.I		.		
53.I	010015	ACD	EQU F5+015	AUDIO CHANNEL ATTEN/VALUE
54.I	010016	ACPL	EQU F5+016	
55.I	010017	ACPH	EQU F5+017	AUDIO CHANNEL CONTROL & MSB POINTER
56.I	010017	ACCTL	EQU ACPH	APF - AUDIO CHANNEL 1 BYTE CONTROL (ACPH & ACCTL SHOULD BE SAME REG.)
57.I		.		

58.I
 59.I
 60.I
 61.I 030000
 62.I 030001
 63.I 030002
 64.I 030001
 65.I 030002
 66.I
 67.I
 68.I
 69.I 030003
 70.I 030004
 71.I 030005
 72.I 030006
 73.I 030007
 74.I 030010
 75.I 030011
 76.I 030012
 77.I 030013
 78.I 030014
 79.I 030015
 80.I 030016
 81.I 030017
 82.I
 83.I
 84.I
 85.I
 86.I 010013
 87.I 030003
 88.I 030004
 89.I 030005
 90.I 030006
 91.I 030007
 92.I 030010
 93.I 010014
 94.I 030012
 95.I 030013
 96.I 030014
 97.I 030015
 98.I 030016
 99.I 030017

*
 . TEMPORARIES - AVAILABLE IN ANY ROUTINE, LOST BETWEEN ROUTINES
 .
 LINK EQU F5+F6+00 SUBROUTINE CALL AND RETURN LINKAGE REGS
 TEMP1 EQU F5+F6+01 PROCESSOR EMULATION TEMPORARIES
 TEMP2 EQU F5+F6+02
 TEMPH EQU TEMP1 H & L ONLY FOR DOUBLE H/L MACROS
 TEMPL EQU TEMP2
 *
 . COMMUNICATIONS CHANNEL CONTROL REGISTERS
 .
 RSTAT EQU F5+F6+03 COM RECEIVER STATUS
 RPNTR EQU F5+F6+04 COM RECEIVER MEMORY POINTER
 RDATA EQU F5+F6+05 COM RECEIVER DATA
 RCACH EQU F5+F6+06 COM RECEIVER CRC GENERATOR STORAGE AREA
 RCRCL EQU F5+F6+07 COM RECEIVER CRC GENERATOR STORAGE AREA
 UXPNTR EQU F5+F6+010 USER TRANSMIT BUFFER POINTER
 COMMODE EQU F5+F6+011 COMMUNICATION MODE CONTROL REGISTER
 URPNTR EQU F5+F6+012 USER RECEIVE BUFFER POINTER
 XSTAT EQU F5+F6+013 COM TRANSMITTER STATUS
 XPNTR EQU F5+F6+014 COM TRANSMITTER MEMORY POINTER
 XDATA EQU F5+F6+015 COM TRANSMITTER DATA
 XCRCH EQU F5+F6+016 COM TRANSMITTER CRC GENERATOR STORAGE
 XCRCL EQU F5+F6+017 COM TRANSMITTER CRC GENERATOR STORAGE
 *
 . INTERNAL MULTI-PORT ADAPTER CONTROL REGISTER
 .
 .COMMODE EQU F5+F6+011!!! COMMUNICATIONS MODE
 TRNFCN EQU F5+013 TX CONTROL LINE SHADOW
 TRNCHN EQU F5+F6+03 TRANSMITTING CHANNEL NUMBER
 TRNDTA EQU F5+F6+04 TRANSMITTING CHANNEL DATA
 TRNCTL EQU F5+F6+05 TRANSMITTING CHANNEL CONTROL
 TRNSEL EQU F5+F6+06 TRANSMITTING CHANNEL SELECTION
 RCVCTL EQU F5+F6+07 RECEIVER CONTROL REGISTER
 RCH0C EQU F5+F6+010
 RCH0D EQU F5+014 SWAP OUT WITH COMMODE
 RCH1C EQU F5+F6+012
 RCH1D EQU F5+F6+013
 RCH2C EQU F5+F6+014 RECEIVER CHANNEL & DATA REGISTERS
 RCH2D EQU F5+F6+015
 RCH3C EQU F5+F6+016
 RCH3D EQU F5+F6+017

```

.100.I
.101.I
.102.I
.103.I
.104.I
.105.I
.106.I
.107.I
.108.I
.109.I
.110.I
.111.I
.112.I
.113.I
.114.I
.115.I 000000
.116.I 000002
.117.I 000000
.118.I 000000
.119.I 000000
.120.I 000000
.121.I 000100
.122.I 000000
.123.I
.124.I
.125.I 000102
.126.I
.127.I
.128.I
.129.I 000000
.130.I 002000
.131.I 004000
.132.I 006000
.133.I 007000
.134.I
.135.I 000000
.18.A 000111
.19.A
D .20.A 000000
.21.A
.73.
.74. 000000
.75. 000000
.76. 000000
.77. 000000
.78. 000000L
    
```

```

*
. CAPABILITY BITS:
. THESE BITS DEFINE THE VERSION OF THE 1800/3800 PROCESSOR THAT THIS IS FOR
.
. XX XXX XXX
.   0 --- MICRO I/O BUS AVAILABLE
.   1 ---- 1500 SINGLE DENSITY DISKETTE DRIVE AVAILABLE
.   2 ----- 1800 SINGLE/DOUBLE DISKETTE DRIVE AVAILABLE
.   3 ----- APF SPECIAL MICRO-BUS INTERFACE AVAILABLE
.   4 ----- INTERNAL MULTIPOINT ADAPTER AVAILABLE
.   5 ----- INBOARD RIM AVAILABLE
.   6 ----- 5500 I/O BUS AVAILABLE
.   7 ----- COMMUNICATIONS INTERFACE AVAILABLE (ASYNCR, BISYNCR, & SDLC)
.
. *PROCESSOR*
CAPMICR EQU 0<0 YES YES
CAPIMA EQU 1<1 YES YES
CAPBLUE EQU 0<2 YES YES
CAPAPF EQU 0<3 YES YES
CAPDMP IO EQU 0<4 YES YES
CAPRIM EQU 0<5 YES YES
CAP55 IO EQU 1<6 YES YES
CAPCOM EQU 0<7 YES YES
. *TYPE*
0 1 2 3 4
CAPABILI EQU CAPCOM+CAP55 IO+CAPRIM+CAPDMP IO+CAPAPF+CAPBLUE+CAPIMA+CAPMICR
*
. LOCATION OF THE CODE IN ROMS IS AS FOLLOWS (MSB & LSB OF COURSE)
.
PROC EQU 00<9 EMULATION SUPPORT CODE IN ROMS 0 & 1
PROD EQU 02<9 EMULATION SUPPORT CODE IN ROMS 2 & 3
FLEX EQU 04<9 MICRO-BUS CODE IN ROMS 4 & 5
CDOX EQU 06<9 COMM TRANSMIT CODE IN ROM 6
CDOR EQU 07<9 COMM RECEIVE CODE IN ROM 7
.
CAPIVS EQU 0
PRE EQU '1' RELEASE LEVEL (FINAL IS BINARY ZERO)
*
CAPIVS EQU 0 INVERTED DISPLAY SCREEN VERSION **NEW**
*
0 = NORMAL, 1 = INVERTED (PURE RASTER!)
.
PROCL ORG PROC LOGICAL SPACE IN ROM'S
PROCP ORG 0 PHYSICAL SPACE DONE AT LINK TIME
PROCL USE PROCL ENABLE BOTH ADDRESS SPACES
USE PROCP BUILD CODE IN PHYSICAL SPACE
PROCP LOC PROCL,2 LOC'ING TO LOGICAL ADDRESSES
    
```

81.					
82.	000000L				
83.					
84.					
85.					
86.	000000L	01011001	11111111	BPGX	\$
87.				STB	RDLM
88.	000001L	11000100	11111110	MWAIT	,IGNORE
89.	000002L	00110111	01000110	STB	CMPF
90.					
91.	000003L	01010001	00000000	LDPI	PSWO,0
	000004L	00110111	10001100		
92.	000005L	00110111	00000100	LDPT	MODW
93.	000006L	00110111	00000011	LDPT	BASW
94.	000007L	00000111	11110101	LDRT	MBSTAT
95.	000010L	00000111	11110100	LDRT	MBITS
96.	000011L	00000111	11111111	LDRT	ACPH
97.	000012L	00000111	11110001	LDRT	KBSCNT
98.	000013L	00110111	01000100	LDPT	KBSC
99.					
100.	000014L	00110111	00100101	LDPT	SDLCMD
101.	000015L	00110111	00100100	LDPT	ACUOT
102.	000016L	01101111	11111001	LDRT	COMMODE
103.				IFS	CAPIMA
104.	000017L	00000111	11111011	LDRT	TRNFCN
105.					
106.	000020L	01101111	11110111	LDRT	RCVCTL
107.	000021L	01101111	11110101	LDRT	TRNCTL
108.	000022L	01101111	11110110	LDRT	TRNSEL
109.	000023L	01101111	11110011	LDRT	TRNCHN
110.	>000024L	01010001	11111111	BAL	RCHOC,RCVMRK
	000025L	01101111	11111000		
111.	000026L	01101111	11111010	BAS	RCH1C
112.	000027L	01101111	11111100	BAS	RCH2C
113.	000030L	01101111	11111110	BAS	RCH3C
114.				XIF	
115.					
116.	000031L	01010001	11111111	LDRI	MADR,-1
	000032L	00000111	11110011		
117.	000033L	01010001	10011100	LDRI	PDLNP,SEDLBOT,CC
	000034L	00000111	10110000		
118.	000035L	01010001	00100100	LDPI	PCOL,SRIMOUT
	000036L	00110111	10001001		
119.	000037L	00110001	00110111	TSTIP	,STLIMOUT,STEK
	000040L	01000101	00000010		
120.	000041L	11000010	11001000	BRA	POROUT,FZ
121.					
122.					
123.					
124.	000042L	01010001	00001100	LDTI	STAE+STWE
125.	000043L	00110111	11100000	PORLST	MAROH,STW
	000044L	00110111	00000101	LDPT	

*
 POR:

. INITIALIZE ALL CONTROL TABLES THAT CAN NOT BE INIT'D BY POR MACRO CODE

DO NOT CLEAR UP THE DISPLAY
 TIMEOUT SAFETY (IGNORE MEMORY FAULT)
 (INSTEAD OF FAULT JUMP)
 T-REG IS ZERO FOR THE FOLLOWING
 SET EMULATION PSW

PORT CONTROLS APPROPRIATLY
 BASE REGISTER IS INITIALLY ZERO
 MICRO-BUS STATE INITIALLY OFF!
 MICRO-BUS INITIALLY CLEARED FOR ACTION
 NO AUDIO CHANNEL INITIALLY
 SAVE THE SCAN NUMBER AND
 START THE FIRST KEY SCAN

COMM OUTPUT IS OFF (MODEM OUTPUT)
 AUTO CALL UNIT IS OFF (OR IMA IN MARK)
 FLUSH THE COMMODE! ("MURF")

INIT TX MODEM CONTROLS (NOT FIRST EXADR)

NO RECEIVER HAS DATA BUFFERED (YET)
 NO TRANSMITTER HAS DATA FOR OUTPUT
 NO TRANSMITTER IS SELECTED FOR OUTPUT
 ALL TRANSMITTER CHANNELS ARE MARK
 RECEIVER CHANNEL ZERO WAITING IN MARK

RECEIVER CHANNEL ONE WAITING IN MARK
 RECEIVER CHANNEL TWO WAITING IN MARK
 RECEIVER CHANNEL THREE WAITING IN MARK

NO DEVICE ACCESSED YET ON MICRO-BUS

POINT TO THE BOTTOM LINE

ASSUME THAT A TIMEOUT WILL HAPPEN

CHECK IF IT DID

YES, DON'T INIT STL OR MEMORY

MUST INIT SECTOR TABLE & ZERO SYSESR OR IMMEDIATE RESTART OR MEMPF

INIT WHOLE SECTOR TABLE

126.	000045L	01010010	00010000		DOTI	,AC,16	LOOP TILL ALL ARE ACCESS & WRITE ENABLE
127.	000046L	11000000	11011100		BRA	PORLST,FC	
128.							
129.	000047L	01010001	11110000		LDPI	STW,SYSROM>8.AND.0360	SECTOR 017 IS SYSTEM ROM, PROTECT IT
	000050L	00110111	00000101				
130.	000051L	01010001	11101111		LDPI	MAROH,SYSESR>8	POINT TO THE EMULATION SUPPORT PAGE
	000052L	00110111	11100000				
131.	000053L	01010001	00000000		LDPI	MAROL,SYSESR	START OF IT (T-REG IS ZERO)
	000054L	00110111	11000000				
132.	000055L	01101111	11110010		LDRT	TEMPL	INITIALIZE THE COUNTER
133.	000056L	00110111	00001101		STB	DMAR	CORRECT MAR SO ALL OF PAGE INITED
134.							
135.	000057L	00110111	00001100	PORZRO	STB	IMAR,MDW	ZERO THE NEXT BYTE (T-REG IS ZERO)
	000060L	00110111	00100001				
136.	000061L	01110001	11110010		INCR	TEMPL,TEMPL	COUNT ALL OF THE BYTES IN THE PAGE
	000062L	01101110	01110010				
137.	000063L	01010001	00000000		LDTI	0	DATA TO BE WRITTEN IS ZERO
138.	000064L	11000100	11001011		MWAIT	,IGNORE	!! IGNORE ANY AND ALL FAULTS !!
139.	000065L	11000000	11010000		BRA	PORZRO,FC	CONTINUE TILL ALL PAGE DONE
140.				*			
141.	000066L	00110111	10001001	FETPC	LDPT	PCOL	LOAD THE PC LSB ADDRESS
142.							
143.	000067L	01010001	11110000	POROUT	LDPI	PCOH,SYSROM>8	
	000070L	00110111	10001000				
144.							
145.				. NOTE:			NORMALLY HERE, PCL IS ZERO AND PCH = SYSROM>8
146.				.			THIS GENERATES A POINTER TO SRPOWER-UP VECTOR ENTRY
147.							
148.	>000071L	01011001	11111111		BRAX	RETS	OK, MICRO-POR DONE, DO MACRO POR
	>000072L	11001111	11111111				(OR TIMEOUT) (OR SC ERROR)
149.				.			

152.				*				
153.					IFC	CAPIMA		**ONLY FOR NON-IMA VERSION**
182.					XIF			
183.	000073L	01010001	00000110	MINPAR	LDTI	SVINP		USE PARITY INPUT ERROR VECTOR
184.	000074L	11001111	01000110		BRA	SCLSTW		AND CALL SUPERVISOR ERROR ROUTINE
185.				.				PC CORRECT OR BACK UP IF IMP NON-ZERO
186.				*				
187.	000075L			MINOWT				
188.				.				
189.				.				
190.	000075L	00110111	00101100		STB	SIOD		DOUBLE DELAY AT THE END
191.	000076L	00110001	11011100		DOPIP	PSWO,ND,-1-SWRPT,PSWI		TURN OFF THE REPEATED FLAG
	000077L	01010101	110.11111					
	000100L	00110111	10001100					
192.	000101L	00110111	00000100		LDPT	MODW		RESET IT AND EI/DI BITS
193.					IFC	CAPIMA		* MINOWT FALLS THROUGH TO OUTW1 IFS CAPIMA
259.					XIF			
260.	000102L	00110001	00110001	OUTW1	TSTIP	,STIODR,STATUS		
	000103L	01000101	00000010					
261.	000104L	11000011	10111101		BRA	OUTW1,TZ		DELAY 1 WAITING FOR COMMAND TO GET THER
262.	000105L	00110111	00101100		STB	SIOD		EXTEND THE COMMAND DELAY FOR FINAL STEP
263.	000106L	00110001	00110001	OUTW2	TSTIP	,STIODR,STATUS		
	000107L	01000101	00000010					
264.	000110L	11000011	10111001		BRA	OUTW2,TZ		DELAY 2 WAITING FOR PARITY TO RETURN
265.	000111L	01000101	00001000		TSTIT	,STPFOU		WAS THERE AN OUTPUT PARITY FAULT?
266.	000112L	11000011	0.1100011		BRA	FTCHIO,TZ		NO!
267.	000113L	01010001	00001100	MOTPAR	LDTI	SVOUTP		YES, TELL SUPERVISOR THAT THERE WAS
268.	000114L	11001111	0.1000110		BRA	SCLSTW		

269.
 270. 000115L
 271.
 272.
 273.
 274.
 275.
 276.
 277.
 278.
 279.
 280. 000115L 00110001 11011100
 000116L 01000101 00000100
 281. 000117L 11000010 01001001
 282.
 283. 000120L 01000101 00001000
 284. 000121L 11000010 11000100
 285.
 286. 000122L 01010101 11111110
 000123L 00110111 00000100
 287. 000124L 00110001 11000110
 000125L 00110001 11100101
 288. 000126L 00110001 01010001
 289. 000127L 00110111 00101100
 290. 000130L 00110001 00110001
 000131L 01000101 00000010
 291. 000132L 11000011 10100111
 292. 000133L 01000101 00000100
 293. 000134L 11000010 11000100
 294. 000135L 00110001 00010100
 000136L 00110111 00101011
 000137L 00110111 00100001
 295. 000140L 00110001 10010000
 000141L 00010110 01110010
 000142L 00110111 10000110
 000143L 00110001 10110000
 000144L 00110110 10000101
 296. 000145L 01010001 00110001
 000146L 01101111 10110001
 297. 000147L 11001111 01111011

+
 MIN:
 . NOTE: IF EI / MIN, THE EI DOESN'T TAKE EFFECT UNTIL THE INSTRUCTION
 . AFTER THE MIN. ONE LATER THAN ON 5500
 . BUT, IF MIN INTERRUPTED AT MACRO LEVEL FOR ANY REASON,
 . WHEN IT IS RETURNED IT WILL BE AS IF THE EI HAD ALREADY TAKEN EFFECT!

 . (111 061) MIN MULTIPLE INPUT
 . 5.15~5.60 + C * 8.30 (HL) <- INBUS; HL <- HL + 1
 . C <- C - 1; RPT UNTIL C=0 (16)

 TSTIP ,SWUSER,PSWI

 BRA IVIOL\$,FZ ONLY CONTINUE IF PRIVED
 IFS CAPIMA
 TSTIT ,SWIDEV
 BRA MINPAR,FZ ** MIN'S ILLEGAL ON 9462 **
 XIF
 DOPI MODW,ND,-1-SWINTE DISABLE ONE MS. INTERRUPTS

 DLDX HL2MR PRELOAD MAR WITH WHERE TO SAVE DATA

 LDTP SNID ADD 0.15 DELAY TO MATCH TIMING OF 6600!!
 STB SIOD START ZEROth DELAY
 MINWO TSTIP ,STIODR,STATUS WAIT ON INITIAL DELAY

 BRA MINWO,TZ
 TSTIT ,STPFIN
 BRA MINPAR,FZ DO NOT CONTINUE IF PARITY FAULT
 LDPP SINS,INBUS,MDW GET DATA FAST ACKNOWLEDGE AND SAVE IT

 DADDP URO+UR,MARI UPDATE HL, SADLY CAN'T BE TOO FAST

 LDRI TEMP1,CODMIN,CC NEEDED ONLY FOR COMMON SPEEDUP CODE

 BRA MINOUT GO TO COMMON MIN/MOUT CODE

```

298.
299. 000150L
300.
301.
302.
303.
304.
305.
306. 000150L 00110001 11000110      DLDX      HL2MR,,SMR      GET DATA AS SOON AS POSSIBLE
      000151L 00110001 11100101
      000152L 00110111 01000111
307. 000153L 00110001 11011100      TSTIP     ,SWUSER,PSWI   ONLY CONTINUE IF PRIVED
      000154L 01000101 00000100
308. 000155L 11000010 01001001      BRA       IVIOL$,FZ
309.
310. 000156L 01000101 00001000      IFS       CAPIMA
311. 000157L 11000010 01101011      TSTIT     ,SWIDEV
312.
313. 000160L 01010101 11111110      BRA       IMAOUT,FZ
      000161L 00110111 00000100      XIF
      000162L 11000100 10001101      DOPI      MODW,ND,-1-SWINTE DISABLE ONE M.SEC. INTERRUPT
      000163L 11010111 00000101      MWAIT     ,MEMPF0
314.
315. 000164L 00110001 00110110      LDPP      OTBUS,MDR,SIOD  OUTPUT DATA AND START DELAY
      000165L 00110111 00100000
      000166L 00110111 00101100
316. 000167L 01010001 01010111      LDPI      LIREG,CODWRT    FIX IT UP FOR THE SOTS
      000170L 00110111 00000000
317. 000171L 00110001 00110001      MOTWO     TSTIP     ,STIODR,STATUS
      000172L 01000101 00000010
318. 000173L 11000011 10000110      BRA       MOTWO,TZ        DELAY WHILE DATA GETS TO THE DEVICE
319. 000174L 01000101 00001000      TSTIT     ,STPFOU
320. 000175L 11000010 10110100      BRA       MOTPAR,FZ       DO THE PARITY CHECK (FASTER THAN EX COM
321. 000176L 00110111 00101111      STB       SOTS           OK, SO DO THE COMMAND NOW!
322. 000177L 00110111 00001100      STB       IMAR
323. 000200L 00110001 10000110      DLDX      MR2HL          UPDATE HL (THIS IS FASTEST WAY)
      000201L 00110001 10100101
324. 000202L 01010001 00111001      LDRI      TEMPI,CODMOUT,CC FOR MINOUT CODE
      000203L 01101111 10110001
325.
326. 000204L
327. 000204L 00110001 00110001      *
      000205L 01000101 00000010      MINOUT
      000206L 11000011 01111011      MINW1     TSTIP     ,STIODR,STATUS  WAIT ON ACK. TO GET TO THE DEVICE
328.
329.
330.
331.
332.
333.
334.
335. 000207L 00110001 11010010      BRA       MINW1,TZ
      000210L 01010100 00000001
      000211L 00110111 01100010
      . * * * 7.00~8.10 - MOUT
      .       6.80 - MIN
      . * * * 1.50 - RPT
      .       6.65~7.1 - END
      DOPIP   URFO+URC,SB,1,URI+URC DECREMENT THE COUNT IN C
    
```


336.	000212L	01000101	00001111		TSTIT	,017	BASE 16 END?
337.	000213L	11000011	11000010		BRA	MINOWT,TZ	COMPLETE AS A SIMPLE EX COM
338.	000214L	01110001	11110001		LDPR	LIREG,TEMP1	RESTORE TO MIN OR MOUT
	000215L	00110111	00000000				
339.				*			
340.	000216L	11000100	01110001		MWAIT	,MEMPF0	WAIT ON MIN MDW TO FINISH
	000217L	11010111	00000101				
341.	000220L	00110001	00110000		TSTPT	FI,SRVREQ	ANY SERVICE REQUESTS? THEN DO THEM
342.	000221L	10100011	00110011		BRP	IDCODL,TZ	ELSE, CONTINUE MIN'ING OR MOUT'ING
343.							(I KNOW ITS ON THIS PAGE)
344.	>000222L	01011001	11111111		BRAX	SRVRPT	DO SERVICE
	>000223L	11001111	11111111				
345.					XIF		
346.					IFS	CAPIMA	
347.	000224L			IMAOUT			
348.	000224L	01010001	00001111		LDPI	LIMP,IMPL	FAKE OUT THE EXWRITE CODE
	000225L	00110111	00000001				
349.	000226L	11000100	01101001		MWAIT	,MEMPF0	
	000227L	11010111	00000101				
350.	000230L	00110001	00110110		LDPP	IMPO,MDR	BY PUTTING MEMORY DATA IN HIDDEN REGISTER
	000231L	00110111	10001111				
351.	>000232L	01011001	11111111		BRAX	EXMOUT	AND GO TO COMMON POINT IN CODE
	>000233L	11001111	11111111				
352.							
353.	>000234L	01011001	11111111	FTCHIO	BRAX	FETCHW	NEEDED ON THIS PAGE FOR IMA VERSION
	>000235L	11001111	11111111				
354.					XIF		

357.				*		
358.				. NOTE:	FOR INSTRUCTION ENTRIES THE WAY THE PC SHOULD BE LEFT IS SPECIFIED	
359.				*		
360.	000236L			BP:	!! PC LEFT AFTER THE INSTRUCTION	
361.				. (052) BP	BREAKPOINT	
362.				. 9.45~9.65	(SP-2 SP-1) <- PC	
363.				.	SP <- SP - 2; PC <- BRKPNT	
364.						
365.	000236L	01010001	00110000		LDTI	SVBKPNT
366.	000237L	11001111	01011010		BRA	SCBP
367.				*		
368.	000240L			SC:	!! PC LEFT AFTER THE INSTRUCTION	
369.				. (067) SC	SYSTEM CALL (SUPERVISOR CALL)	
370.				. 9.45~9.65	(SP-2 SP-1) <- PC	
371.				.	SP <- SP - 2; PC <- SYSCAL	
372.						
373.	000240L	01010001	00101010		LDTI	SVSCAL
374.	000241L	11001111	01011010		BRA	SCBP
375.				*		
376.	000242L			SCRAMI:	!! PC LEFT AFTER THE INSTRUCTION	
377.	000242L	00110001	11001001		DLDX	PC2MR
	000243L	00110001	11101000			!! MEMORY ACCESS & WRITE VOILATIONS
378.	000244L	01110001	11110010		LDTR	TEMPL
379.				*		
380.	000245L			SCBP	!! UP THE PC TO NEXT INSTRUCTION	
381.				. 9.15~9.35	!! RAM VECTOR FOR INTERRUPT	
382.						
383.	000245L	01101111	11110010		LDRT	TEMPL
384.	000246L	00110111	00001100		STB	IMAR
385.	000247L	11001111	00111111		BRA	SCPC
386.				*		
387.	000250L			SCROMLI:	!! UP THE PC TO NEXT INSTRUCTION	
388.				.	!! MEMORY OR SECTOR TABLE PARITY ERROR	
389.	000250L	01101111	11110010		LDRT	TEMPL
390.	000251L	00110001	11001001		DLDX	PC2MR,,IMAR
	000252L	00110001	11101000			ROM VECTOR SAVED
	000253L	00110111	00001100			TO THE NEXT OP-CODE
391.	000254L	00110001	10001001		DLDX	MR2PC
	000255L	00110001	10101000			
392.	000256L	11001111	01001111		BRA	SCROM

393.
394. 000257L
395.
396.
397.
398. 000257L 01101111 11110010
399. 000260L 01010001 11110000
000261L 01101111 11110001
400. 000262L 11001111 00111011

*
SCROML: !! ROM VECTOR ENTRY, PC ALREADY OK?
 !! FAULT INSIDE MEMORY FAULT ROUTINE
 !! RESTART, DEC PC ALREADY DONE AS NEED

 LDRT TEMPL
SCROM: LDRI TEMPH, SYSROM>8

 BRA SCDON

436.					
437.	000302L	01010001	11101111	*	
	000303L	01101111	11110001	SCRAM:	LDRI TEMPH,SYSIVR>8 !! RAM VECTOR DOESN'T WANT PC BACKUP
438.				.	!! 1 MSEC INTERRUPT WHEN NOT REPEATED
439.				*	
440.	000304L			SCDON:	
441.				.	8.20~8.40
442.					
443.	000304L	01010001	11110000	LDPI	MAROH,SYSROM>8.AND.0360 CORRECT ENTRY 017 TO BE SURE
	000305L	00110111	11100000		
444.	000306L	00110111	00000101	LDPT	STW IN THE SECTOR TABLE
445.	000307L	01010001	11000000	LDTI	0300
446.	000310L	00110101	11001011	DOP	SP2MRL,ND POINT TO THE PSW SAVE BYTE
447.	000311L	00110001	11101010	LDX	SP2MRH,DMAR
	000312L	00110111	00001101		
448.	000313L	00110001	11011100	DOPIP	MODW,ND,-1-SWSCF,PSWI CLEAR NECESSARY SYSCALL FLAGS
	000314L	01010101	11011010		
	000315L	00110111	00000100		
449.	000316L	00110001	11011100	LDPP	MDW,PSWI SAVE ORIGINAL PSW IN ITS SAVE AREA
	000317L	00110111	00100001		
450.	000320L	01010101	11011010	DOPI	PSWO,ND,-1-SWSCF SET NEW SYSCALL FLAGS
	000321L	00110111	10001100		
451.	000322L	01010001	00001001	LDPI	LIMP,PCL GET SET FOR PUSH OF THE P.C.
	000323L	00110111	00000001		
452.	000324L	11000100	00101011	MWAIT	,IGNORE WAIT ON WRITE & IF ERROR, TROUBLE
453.	>000325L	01011001	11111111	BRCX	PSHST0,F@,MP,PCMOD IF NO ERROR, GO TO IT (SAVED 1 WORD)
	>000326L	01010001	11111111		
	>000327L	11000110	11111111		
454.				*	
455.	000330L			MEMPFSC	
456.				.	WOW! SYSTEM SAVE AREA HAD SECTOR TABLE OR WRITE PROTECT FAULT
457.				.	USE THE ROM VECTOR POINT TO MARK A DOUBLE BAD INTERRUPT
458.					
459.	000330L	01010001	00000110	LDTI	SRSYSMF DO SPECIAL INTERRUPT
460.	000331L	01011001	11111111	BRAX	FETPC FORGET PUSH, WILL PROBABLY NOT WORK
	000332L	11001111	11001001		
461.					
462.	000333L	11111111	11111111	TABPAGE	PROCL
	000334L	11111111	11111111		
	000335L	11111111	11111111		
	000336L	11111111	11111111		
	000337L	11111111	11111111		
	000340L	11111111	11111111		
	000341L	11111111	11111111		
	000342L	11111111	11111111		
	000343L	11111111	11111111		
	000344L	11111111	11111111		
	000345L	11111111	11111111		
	000346L	11111111	11111111		
	000347L	11111111	11111111		
	000350L	11111111	11111111		
	000351L	11111111	11111111		

000352L 11111111 11111111
000353L 11111111 11111111
000354L 11111111 11111111
000355L 11111111 11111111
000356L 11111111 11111111
000357L 11111111 11111111
000360L 11111111 11111111
000361L 11111111 11111111
000362L 11111111 11111111
000363L 11111111 11111111
000364L 11111111 11111111
000365L 11111111 11111111
000366L 11111111 11111111
000367L 11111111 11111111
000370L 11111111 11111111
000371L 11111111 11111111
000372L 11111111 11111111
000373L 11111111 11111111
000374L 11111111 11111111
000375L 11111111 11111111
000376L 11111111 11111111
000377L 11111111 11111111

```

465.
466. 000400L
467.
468.
469.
470.
471.
472.
473.
474.
475.
476.
477.
478.
479.
480. 000400L 00110001 11011100          TSTIP    ,SWUSER,PSWI    ONLY IF PRIV'D
      000401L 01000101 00000100
481. 000402L 11000010 01001001          BRA      IVIOLs,FZ
482. 000403L 01000101 00100000          TSTIT    ,SWRPT
483. 000404L 11010010 11000110          BRA      BETAL,FZ      IF REPEATED DO SECOND HALF
484. 000405L 11011011 11000110          BRA      BETAL,T@,IO   IF ODD, ONLY LOAD BETA REGS
485. 000406L 01000101 10000000          TSTIT    ,SWALBT      TEST HERE, SYSSAV NEEDS IT
486. 000407L 11011000 11111001          BRA      SYSSAV,F@,IZ  SYSTEM SAVE IF NON-ZERO
487. 000410L 11010010 00000111          BRA      FTCHIAB,FZ   SIMPLE BETA, FORGET IT, ALREADY IN BETA
488. 000411L 01010011 00100000          DOPI     PSWO,OR,SWRPT TWO PARTS, SO REPEATED
      000412L 00110111 10001100
489. 000413L 01010001 00111110          ALPHAS   LDTI     SESAVAF.AND.0177 POINT TO CORRECT SAVE AREA (7 BITS!)
490. 000414L 11011111 11100100          BRA      MODSAV
491.
492. 000415L
493.
494.
495.
496. 000415L 11010011 11110100          BRA      ALPHAS,IZ    SAVE ALL REGISTERS TO THE ALPHA SET
497. 000416L 11011111 11100101          BRA      BETAS       NO, TO BETA SET

*
BETA:
.      ( 020) BETA          SAVE ALPHA REGS AND LOAD BETA SET
. 30.60~31.40 (1.35 IN BETA)
.
.
.
.      (111 020) BETAL     LOAD REGS FROM BETA SAVE AREA
. 16.15~16.75          FXLHEDCBA <- "FXLHEDCBA"

.      (062 020) SYSSAV    SAVE SYSTEM REGS
. 14.50~14.70 (-0.10 IF BETAS)  "FXLHEDCBA" <- FXLHEDCBA

. NOTE: CAN NOT IMS. INTERRUPT BETWEEN BETA & FOLLOWING INSTRUCTION.

ALPHAS
LDTI     SESAVAF.AND.0177 POINT TO CORRECT SAVE AREA (7 BITS!)
BRA      MODSAV

*
SYSSAV
.      (062 020) SYSSAV    SYSTEM SAVE WHICHEVER REGISTERS & FLAGS
. 14.50~14.70 (-0.10 IF BETAS)  "FXLHEDCBA" <- FXLHEDCBA

BRA      ALPHAS,IZ    SAVE ALL REGISTERS TO THE ALPHA SET
BRA      BETAS       NO, TO BETA SET
    
```

```

498.
499. 000417L
500.
501.
502.
503.
504.
505.
506.
507.
508.
509.
510.
511.
512.
513.
514. 000417L 00110001 11011100          TSTIP    ,SWUSER,PSWI    ONLY IF PRIVED
      000420L 01000101 00000100
515. 000421L 11000010 01001001          BRA      IVIOL$,FZ
516. 000422L 01000101 00100000          TSTIT    ,SWRPT
517. 000423L 11010010 10011110          BRA      ALPHAL,FZ      IF REPEATED JUST DO SECOND HALF
518. 000424L 11011011 10011110          BRA      ALPHAL,T@,IO   NO SAVE, JUST DO ALPHA LOAD
519. 000425L 11011000 10111010          BRA      SYSRET,F@,IZ   RELOAD REGS & RETURN
520. 000426L 01000101 10000000          TSTIT    ,SWALBT       IS A SIMPLE ALPHA INSTRUCTION
521. 000427L 11010011 00000111          BRA      FTCHIAB,TZ     FORGET IT, ALREADY IN ALPHA MODE
522. 000430L 01010011 00100000          DOPI     PSWO,OR,SWRPT  MARK REPEATED BECAUSE 2 PARTS!
      000431L 00110111 10001100
523. 000432L 01010001 00110101          BETAS    LDTI     SESAVBF.AND.0177 (7 BITS) TO POINT TO THE SAVE AREA
524.
      .          BRA      MODSAV
    
```

```

+
ALPHA:
.      ( 030) ALPHA          SAVE BETA REGS AND LOAD ALPHA SET
. 30.60~31.20 (14.85~15.05, 16.15~16.55 IF SPLIT)
.
.      "FXLHEDCBA" <- FXLHEDCBA
.      FXLHEDCBA <- 'FXLHEDCBA'
.
.      (111 030) ALPHAL      LOAD REGS FROM ALPHA SAVE AREA
. 16.25~16.65              FXLHEDCBA <- 'FXLHEDCBA'
.
.      (062 030) SYSRET      RESTORE REGS AND RETURN
. 25.10~25.50 (+0.10~0.30 IF BETA) PC <- (SP+1 | SP); SP <- SP + 2
.      FXLHEDCBA <- "'FXLHEDCBA'"
.
. NOTE: CAN NOT IMS. INTERRUPT BETWEEN ALPHA & FOLLOWING INSTRUCTION.
    
```



```

525.
526. 000433L
527.
528.
529. 000433L 01101111 11110010          LDRT    TEMP2          SAVE AWAY FOR THE MOMENT
530. 000434L 00110001 11011011          DOTIP   ,ND,0200,SPIL  GET 128 BYTE BOUNDARY BIT (1 MSBIT)
    000435L 01010101 10000000
531. 000436L 01110011 11110010          DOPR    MAROL,OR,TEMP2  COMBINE WITH THE FLAG ADDRESS
    000437L 00110111 11000000
532. 000440L 00110001 11101010          LDX     SP2MRH         MSB STACK POINTER IS SAVE AREA ALSO
533. 000441L 00110001 00110101          DOPIP   MDW,ND,0303,UCFLG SAVE THE FLAGS, ONLY 4 BITS OF INTEREST
    000442L 01010101 11000011
    000443L 00110111 00100001
534. 000444L 01010001 00010000          REGSVLP LDPI    LIMP,IMP8          INIT COUNT
    000445L 00110111 00000001
535.
536. 000446L 00110111 00001001          MODSVLP STB     DIMP
537. 000447L 00110001 11011111          LDTP    IMPI           SPEEDUP, GET DATA NOW
538. 000450L 11010100 11010111          MWAIT   ,MEMPFO
    000451L 11010111 00000101
539. 000452L 00110111 00001101          STB     DMAR           SAVE THE REGISTER
540. 000453L 00110111 00100001          LDPT    MDW
541. 000454L 11011000 11011001          BRA     MODSVLP,F@,IZ   LOOP TILL ALL 8 REGS. ARE SAVED
542.
543. 000455L 00110001 11011100          ISTIP   ,SWRPT,PSWI    WELL, ONE OR TWO PARTS?
    000456L 01000101 00100000
544. 000457L 11010011 01101000          BRA     FTCHABW,TZ     ONLY SYSSAV, NO-LOAD NEW REGS.
545. 000460L 01010101 11111110          DOPI    MODW,ND,-1-SWINTE TEMPORARILY DISABLE INTERRUPTS FOR IT
    000461L 00110111 00000100
546.
547. 000462L 00110001 00110000          TSTPT   FI,SRVREQ      ANY REQUESTS PENDING?
548. 000463L 11010010 10111100          BRA     MODSRV,FZ      YES, DO THEM AND I HOPE NO TROUBLE
549. 000464L 00110001 11011100          TSTIP   ,SWALBT,PSWI  WHAT WAS IT?
    000465L 01000101 10000000
550. 000466L 11010100 11001001          MWAIT   ,MEMPFO       NEEDED AFTER MDW AT END OF LOOP ABOVE
    000467L 11010111 00000101
551. 000470L 11010010 10011110          BRA     ALPHAL,FZ     WAS BETA, DO ALPHAL NOW
552.          BRA     BETAL      WAS ALPHA DO BETAL NOW
    
```

```

553.
554. 000471L
555.
556.
557.
558. 000471L 00110001 11011011          DOTIP    ,ND,0200,SPIL
      000472L 01010101 10000000
559. 000473L 01010011 00110101          DOPI     MAROL,OR,SESAVBF.AND.0177 POINT TO BETA FLAGS IN SAVE AREA
      000474L 00110111 11000000
560. 000475L 00110001 11101010          LDX     SP2MRH,SMR
      000476L 00110111 01000111
561. 000477L 00110001 11011100          DOTIP   ,OR,SWALBT,PSWI  SET BETA MODE
      000500L 01010011 10000000
562. 000501L 01010101 11011111          DOTI    ,ND,-1-SWRPT    RESET REPEAT FLAG (IF SET)
563. 000502L 11011111 10010110          BRA     MODL0D
564.
565. >000503L 01011001 11111111      MODSRV  BRAX    SRVDO          GO TO SERVICE AS NEEDED (MODSAV USES IT)
      >000504L 11001111 11111111
566.
567. 000505L
568.
569.
570.
571.
572.
573.
574.
575.
576.
577.
578.
579.
580.
581.
582.
583.
584.
585.
586. 000505L 01010001 00001001          LDPI    LIMP,PCL          GET THE RETURN ADDRESS INTO THE P.C.
      000506L 00110111 00000001
587. >000507L 01011001 11111111          BRCX    POPST0,,SYSRETO  OFF PAGE WITH SPECIAL RETURN
      >000510L 01010001 11111111
      >000511L 11001111 11111111
588.
589. 000512L
590. 000512L 00110001 11001001      SYSRET1: DLDX    PC2MR,,DMAR      CORRECT FOR IMAR IN FETCH CODE
      000513L 00110001 11101000
      000514L 00110111 00001101
591. 000515L 00110001 10001001          DLDX    MR2PC
      000516L 00110001 10101000
592. 000517L 00110001 11101010          LDX     SP2MRH          GET THE PSW
593. 000520L 01010001 11000000          LDTI    0300           TO BE LOADED
    
```

```

+
BETAL
. (111 020) BETAL          LOAD REGS FROM BETA SAVE AREA
. 15.40~16.00 (HERE ON)   FXLHEDCBA <- "FXLHEDCBA"

.
MODSRV  BRAX    SRVDO          GO TO SERVICE AS NEEDED (MODSAV USES IT)

*
SYSRET
.* NOTE: THIS INSTRUCTION IS VERY LONG IN EXECUTION
.* IF DMA SLOWS IT EVEN FARTHER WE MAY HAVE PROBLEMS

.* WARNING: IF AS SOLUTION TO LENGTH IT IS DONE AS REPEATED INSTRUCTON
.* THEN: IF INTERRUPTED (I.E. BY RESTART-DEBUG INTERRUPT)
.* THE PC WILL REFLECT THE ADDRESS OF THE INSTRUCTION TO RETURN
.* TO, WITH REPEATED FLAG ON AND THE INCORRECT REGISTER SET IN THE
.* SUPPORT REGISTERS (THE ALPHAL OR BETAL NOT COMPLETED!)
.* THIS IS VERY BAD! BUT POSSIBILITY IS LOW AND NO SOLUTION SEEN

.* WARNING: IF INSIDE SYSRET (REGISTER LOAD PART) THERE IS A MEMORY FAULT,
.* THE PC WILL BE INCORRECT BECAUSE OF A SPECIAL PRE-DECREMENT.
.* IF THE IMP WAS NON-ZERO, IT WILL BE EVEN FARTHER OFF

. (062 030) SYSRET          SYSTEM RETURN (FROM SC, BP, ETC)
. 24.70~25.10 (+0.10~0.30 IF BETAL) PC <- (SP+1 | SP); SP <- SP + 2
. FXLHEDCBA <- "FXLHEDCBA"

.
LDPI    LIMP,PCL          GET THE RETURN ADDRESS INTO THE P.C.
BRCX    POPST0,,SYSRETO  OFF PAGE WITH SPECIAL RETURN

SYSRET1:
DLDX    PC2MR,,DMAR      CORRECT FOR IMAR IN FETCH CODE

DLDX    MR2PC

LDX     SP2MRH          GET THE PSW
LDTI    0300           TO BE LOADED
    
```

594.	000521L	00110101	11001011	DOP	SP2MRL,ND	FROM THE SYSTEM SAVE AREA
595.	000522L	00110001	11011100	DOPIP	MODW,ND,-1-SWUSER,PSWI	ASSUME ENTERED INST LEGALLY, (PRIVD)
	000523L	01010101	11111011			
	000524L	00110111	00000100			
596.						SO, COMPLETE IT LEGALLY IN PRIV'D MODE
597.	000525L	00110111	00001101	STB	DMAR,SMR	
	000526L	00110111	01000111			
598.				IFC	CAPIMA	NON-IMA VERSION
601.				XIF		
602.				IFS	CAPIMA	IMA-VERSION
603.	000527L	01010101	00011000	DORI	TEMP1,ND,SWIDEV+SWSTDT	SAVE OLD ADDRESSED/MODE BITS
	000530L	01101111	11110001			
604.	000531L	01010001	11100111	LDTI	-1-SWIDEV-SWSTDT	
605.	000532L	11010100	10100101	MWAIT	,MEMPF0	
	000533L	11010111	00000101			
606.	000534L	00110101	00110110	DOTP	,ND,MDR	SELECT ONLY THOSE BITS THAT CAN CHANGE
607.	000535L	01110011	11110001	DOPR	PSWO,OR,TEMP1	SET OLD VALUES OF SAVED BITS
	000536L	00110111	10001100			
608.				XIF		
609.						MAY HAPPEN IF STACK IN PROTECTED MEMORY
610.	000537L	01000101	10000000	TSTIT	,SWALBT	WHICH WAY TO GO?
611.	000540L	11010010	11000110	BRA	BETAL,FZ	TO BETA
612.				BRA	ALPHAL	TO ALPHA
613.				*		
614.	000541L			ALPHAL		
615.					(111 030) ALPHAL	LOAD REGISTERS FROM ALPHA SAVE AREA
616.					. 15.50~15.90 (HERE ON)	FXLHEDCBA <- 'FXLHEDCBA'
617.						
618.	000541L	00110001	11011011	DOTIP	,ND,0200,SPIL	GET IT ON 128 BYTE BOUNDARY
	000542L	01010101	10000000			
619.	000543L	01010011	00111110	DOPI	MAROL,OR,SESAVAF.AND.0177	ONLY 7 BITS OF INTEREST
	000544L	00110111	11000000			
620.	000545L	00110001	11101010	LDX	SP2MRH,SMR	
	000546L	00110111	01000111			
621.	000547L	00110001	11011100	DOTIP	,ND,-1-SWRPT-SWALBT,PSWI	RESET REPEAT FLAG AND SET ALPHA
	000550L	01010101	01011111			
622.				BRA	MODL0D	
623.				*		
624.	000551L			MODL0D		
625.						LOAD USERS FLAGS AND REGISTERS
626.						. NOTE: IF MACRO LEVEL PLAYS WITH FLAG BYTE, IT BETTER DO IT CORRECTLY
627.						
628.	000551L	00110111	10001100	LDPT	PSWO	LOAD STATUS WORD
629.	000552L	00010111	10110010	CCLR		
630.	000553L	11010100	10010100	MWAIT	,MEMPF0	
	000554L	11010111	00000101			
631.	000555L	00110001	00110110	DOTPP	,AC,MDR,MDR	SET USER FLAGS
	000556L	00110010	00110110			
632.	000557L	00110111	00001101	STB	DMAR,SMR	POSITION CORRECTLY
	000560L	00110111	01000111			
633.	000561L	00110111	00000110	STB	LUF	
634.	000562L	11011111	01100011	BRA	MODL0P	AND DO THE REGISTER LOAD

```

637.
638. 000563L
639.
640.
641.
642.
643.
644.
645. 000563L 11011000 01100110
646. 000564L 00110001 11011100
    000565L 01010101 11111011
    000566L 00110111 00000100
647. 000567L 00110001 11001011
    000570L 00110001 11101010
    000571L 00110111 01000111
648. 000572L 11001110 11111111
    000573L 11010100 10000100
    000574L 11010111 00000101
649. 000575L 00110001 00110110
    000576L 01101111 10110010
650. 000577L 01010100 00001000
    000600L 00110111 00100001
651. 000601L 11001110 11111111
    000602L 11010100 01111101
    000603L 11010111 00000101
652. 000604L 00110111 00001100
    000605L 00110111 01000111
653. 000606L 11001110 11111111
    000607L 11010100 01111000
    000610L 11010111 00000101
654. 000611L 00110001 00110110
    000612L 01101111 11110001
655. 000613L 01010100 00000000
    000614L 00110111 00100001
656. 000615L 01110001 11110010
657. 000616L 11010100 01110001
    000617L 11010111 00000101
658. 000620L 00110111 11000000
659. 000621L 01110001 11110001
    000622L 00110111 11100000
    000623L 00110111 00001100
660. 000624L 00110001 11011100
    000625L 00110111 00000100
661. 000626L 11011111 11011011
662. >000627L 01011001 11111111
    >000630L 11001111 11111111
    
```

```

*
REGS:
. ?? ??      055) REGS      REGISTER SAVE
.              (SP-7 | SP) <- XLHEDCBA; SP <- SP - 8
.
. (111 055) REGL      REGISTER LOAD
. 13.70~14.10      XLHEDCBA <- (HL-7 | HL)
.
BRA      REGL,F@,IZ      DO REGISTER LOAD NOT SAVE!
DOPIP    MODW,ND,-1-SWUSER,PSWI  ALLOW STACK ACCESS TO PROTECTED MEM.
.
DLDX     SP2MR,,SMR      GET TOP ENTRY ON THE STACK
.
MWAIT    NOOP,MEMPFO
.
LDRP     TEMPL,MDR,CC    SAVE LSB OF POINTER
.
DOPI     MDW,SB,8        UPDATE TOS (ASSUMING REGS WORKS)
.
MWAIT    NOOP,MEMPFO
.
STB      IMAR,SMR        GET MSB OF TOS
.
MWAIT    NOOP,MEMPFO
.
LDRP     TEMPH,MDR        SAVE MSB OF POINTER
.
DOPI     MDW,SB,0        UPDATE TOS (ASSUMING REGS WORKS)
.
LDTR     TEMPL
MWAIT    ,MEMPFO        GET ORIGINAL (SAVED) LSB
.
LDPT     MAROL
LDPR     MAROH,TEMPH,IMAR  LOAD THE MAR WITH THE INITIAL TOS
AND CORRECT FOR THE FIRST DMAR
.
LDPP     MODW,PSWI        RESTORE THE CORRECT MODE
.
BRA      REGSVLP        AND GO SAVE ALL THE REGS
FTCHABW  BRAX           FETCHW      (SO AS LITTLE CHANGES AS POSSIBLE)
    
```

663.								
664.	000631L							
665.								
666.								
667.								
668.	000631L	00110001	11000110					
	000632L	00110001	11100101					
	000633L	00110111	01000111					
669.	000634L	01010001	00010000	MODLOP	LDPI	LIMP,IMP8		INIT COUNTER
	000635L	00110111	00000001					
670.	000636L	00110111	00001001	REGLLP	STB	DIMP		COUNT DOWN
671.	000637L	11010100	01100000		MWAIT	,MEMPF0		
	000640L	11010111	00000101					
672.	000641L	00110001	00110110		LDTP	MDR		GET DATA AND START NEXT READ FAST!
673.	000642L	00110111	00001101		STB	DMAR,SMR		
	000643L	00110111	01000111					
674.	000644L	00110111	10001111		LDPT	IMPO		SAVE THE DATA IN ITS REGISTER
675.	000645L	11011000	01100001		BRA	REGLLP,F@,IZ		LOOP FOR THE FULL COUNT
676.	>000646L	01011001	11111111		BRAX	FETCHRW		RESTORE CORRECT MODE (FOR SYSRET)
	>000647L	11001111	11111111					

```

679.
680. 000650L
681.
682.
683.
684.
685.
686.
687.
688.
689.
690.
691.
692.
693.
694.
695. 000650L 00110001 11011100
696. 000651L 01000101 00000100
697. 000652L 11000010 01001001
698. 000653L 01010101 00100000
699. 000654L 11010011 01001001
700. 000655L 00110001 11010010
701. 000656L 01010101 00000111
702. 000657L 01101111 11110010
703.
704.
705.
706. 000660L 00010111 10100010
707. 000661L 00010111 10100010
708. 000662L 00010111 10100010
709. 000663L 00010111 10100010
710. 000664L 01010011 00001000
711. 000665L 11011111 01000101
712.
713. 000666L 01101111 11110010
714. 000667L 00110001 11010010
715. 000668L 01010101 00001111
716. 000669L 11010011 00000111
717.
718. 000672L 11011001 01000000
719. 000673L 01101111 11110001
720. 000674L 00110001 11011111
721. 000675L 01010101 11110000
722. 000676L 01110010 00110001
723.
724.
725. 000677L 01101111 11110001
726. 000700L 00110001 11010110
727. 000701L 01110010 00110010
728. 000702L 00110111 11000000
729. 000703L 00110001 11010101
730. 000704L 01101111 11110010
731. 000705L 00110110 11100000
732. 000706L 00110111 01000111
    
```

```

*
STL:
. ( 077) STL LOAD THE SECTOR TABLE
. 5.45~5.25 + C * 2.50~2.70 (+0.55~0.35 IF C>8, OR 1.50 IF C=0)
. STL (0..C) <- (HL+C | HL); STL (15) <- SYS

. (022 077) STLOA LOAD WITH OFFSET
. (111 077) STLOB STL (R..R+C) <- (HL+C | HL)
. (062 077) STLOC STL(15) <- SYSROM
. (113 077) STLOD
. (174 077) STLOE
. 5.80~5.60 + C * 2.5~2.70 (+0.55~0.35 IF C>8, OR 1.50 IF C=0)

. NOTE: DOES NOT CHANGE HL OR C-REGISTERS
. NOTE: IN STLO'C', LOW 4 BITS COUNTER & HIGH 4 BITS OFFSET!

TSTIP ,SWUSER,PSWI ONLY IF PRIVED

BRA IVIOL$,FZ
TSTIT ND,SWRPT,..TW ASSUME WILL BE ZERO, NOT REPEATED
BRA STLNRPT,TZ WAS NOT REPEATED

DORIP TEMP2,ND,07,URI+URC REPEATED, GET THE HL (MAR) BIAS AND

RPT 4
SHIFT SL THE POINTER BIAS AND COUNT FOR THE
SHIFT SL THE POINTER BIAS AND COUNT FOR THE
SHIFT SL THE POINTER BIAS AND COUNT FOR THE
SHIFT SL THE POINTER BIAS AND COUNT FOR THE
DOTI ,OR,010 FINAL EIGHT STL LOADS
BRA STLRPTD

STLNRPT LDRT TEMP2 REGULAR HL (MAR) NEEDS NO BIAS
TSTIP ,017,URI+URC,TW GET THE COUNT OF THE STEPS TO DO

BRA FTCHIAB,TZ IF ZERO, WAS NOTHING TO DO. SO, THE END

STLRPTD BRA STLZRO,T@,IZ DO STANDARD STL
LDRT TEMPI SAVE AWAY
DOTIP ,ND,0360,IMPI IMP STL STARTS STL WITH OFFSET

DOTR ,AC,TEMPI,,CO COMBINE GIVEN OFFSET WITH BIAS

STLZRO LDRT TEMPI SAVE THE POINTER/COUNTER AS GENERATED
DOPRP MAROL,AC,TEMP2,URI+URL,CO BIAS TABLE ADDRESS (IF NEEDED)

LDRP TEMP2,URI+URH SAVE AWAY URH SO CAN BE RESTORED

DOP MAROH,IT
STB SMR GET NEXT (FIRST) TABLE ENTRY
    
```

720.	000707L	00110111	10000101		LDPT	URO+URH	IN CASE TABLE CROSSES PAGE BOUNDARY
721.							
722.	000710L	01110001	11110001	STLAGN	LDTR	TEMP1	GET THE INITIAL VIRTUAL ADDRESS
723.							
724.	000711L	11010100	00110110	STLOOP	MWAIT	,STLDONE	RESTORE REGS & SET VECTOR FIRST
	000712L	11010111	00011111				
725.	000713L	00110111	11100000		LDPT	MAROH	LOAD VIRTUAL ADDRESS FROM TEMP
726.	000714L	01010001	00000010		LDPI	MODW,SWBASD	DISABLE BASING (AND 1 MS INTERRUPTS)
	000715L	00110111	00000100				
727.	000716L	00110001	00110110		DOPIP	STW,ND,0375,MDR	SET PHYSICAL SECTOR # IN VIRTUAL LOCN.
	000717L	01010101	11111101				
	000720L	00110111	00000101				
728.	000721L	00110001	11011100		LDPP	MODW,PSWI	RESTORE BASING (1 MS INT. 1 INST. DELAY
	000722L	00110111	00000100				
729.	000723L	00110001	11100101		LDX	HL2MRH	RESTORE MARH FROM H SAVE AREA
730.	000724L	00110111	00001100		STB	IMAR,SMR	GET NEXT TABLE ENTRY
	000725L	00110111	01000111				
731.	000726L	00110001	10100101		LDX	MR2HLH	SAVE MARH IN H
732.	000727L	01110001	10110001		DORIR	TEMP1,AC,017,TEMP1,CC	INC VIRTUAL SECTOR # & DECR COUNT
	000730L	01010010	00001111				
	000731L	01101111	11110001				
733.	000732L	01000101	00000111		TSTIT	,07	AT SPLIT POINT?
734.	000733L	11010010	00110110		BRA	STLOOP,FZ	NO, CONTINUE
735.				.			LOOPING JUMP IS DURING MEMORY READ
736.				.			THIS MAKES EXEC FASTER.
737.	000734L	01000101	00001111		TSTIT	,017	REALLY FINISHED?
738.	000735L	11010011	00011111		BRA	STLDONE,TZ	YES, CLEANUP AND END
739.	000736L	00110001	00110000		TSTPT	FI,SRVREQ	NO, ANY SERVICE TO DO?
740.	000737L	11010011	00110111		BRA	STLAGN,TZ	NO, THEN DO SECOND HALF NOW
741.				.			REPEATED! WILL DO SERVICE BEFORE SECOND
742.				.			PART BUT DO CLEANUP FIRST
743.	000740L	11010100	00011111	STLDONE	MWAIT	,\$+1	RESTORE BEFORE MEMPF
	000741L	11010111	00011101				
744.				.			BUT NOTE: MAR MSB WILL BECOME INCORRECT
745.	000742L	01110001	11110010		LDPR	URO+URH,TEMP2	RESTORE H-REG
	000743L	00110111	10000101				
746.	000744L	01010001	11110000		LDPI	MAROH,SYSPROM>8.AND.0360	!! FORCE LAST ENTRY TO
	000745L	00110111	11100000				
747.	000746L	00110111	00000101		LDPT	STW	ACCESS PROTECT AND WRITE PROTECT
748.	000747L	01011001	11111101		BPGX	RIND	
749.	000750L	01110001	11110001		ISTIR	,017,TEMP1	REALLY FINISHED?
	000751L	01000101	00001111				
750.	000752L	11000011	01110010		BRA	RIND,TZ	YES, RESET REPEAT FLAG
751.	>000753L	01011001	11111111		BRAX	SRVRPT	NO, DO IT AS REPEATED INST.
	>000754L	11001111	11111111				
752.				.			(BOTH RIND & SRVRPT INDIRECT TO MEMPF)

755.									
756.	000755L								
757.									
758.									
759.									
760.									
761.									
762.									
763.									
764.									
765.									
766.									
767.									
768.									
769.									
770.	000755L	11001001	01000111		BRA	UDOP,T@,IZ		157 ALONE IS UNDEFINED	
771.	000756L	00110111	00001001		STB	DIMP		CHECK 111	
772.	000757L	01010001	01001001		LDPI	URO+URC,PRE		WHATEVER ELSE, C=PRE-RELEASE LEVEL	
		000760L	00110111	10000010					
773.	000761L	00110001	11011100		LDTP	PSWI		(ASSUME 1)	
774.	000762L	11011001	00001000		BRA	SYSTND,T@,IZ			
775.	000763L	00110111	00001001		STB	DIMP		CHECK 062	
776.	000764L	00110001	01010001		LDTP	SNID			
777.	000765L	11011001	00001000		BRA	SYSTND,T@,IZ			
778.	000766L	01010001	00000000		TCLR			WILL BE 113 - 022	
779.	000767L	00110111	10000001		LDPT	URO+URB			
780.	>000770L	01011001	11111111		BRAX	FETCHI		(FINISHED ALPHA/BETA THAT DID NOTHING)	
	>000771L	11001111	11111111						
781.									
782.	>000772L	01011001	11111111		MEMPF0	BRAX	MEMPFs		
	>000773L	11001111	11111111						
783.	000774L	11111111	11111111			TABPAGE	PROCL		
	000775L	11111111	11111111						
	000776L	11111111	11111111						
	000777L	11111111	11111111						

*
 SYSTAT:
 . (157) UDOP UNDEFINED OP-CODE
 . 9.20~9.40
 . 1.30 (111 157) SYSTAT1 PROCESSOR STATUS WORD
 . 1.70 (062 157) SYSTAT2 C<- 0; B <- PSW
 . 1.70 (113 157) SYSTAT3 SELECTABLE NODE I.D.
 . 1.70 (174 157) SYSTAT4 C<- 0; B <- SNID
 . 1.70 (115 157) SYSTAT5 SYSTEM STATUS (UNUSED - 0)
 . 1.70 (176 157) SYSTAT6 C <- 0; B <- 0
 . 1.70 (117 157) SYSTAT7 (IF PRE-RELEASE, C <- PRE-RELEASE CODE)
 . 1.70 (022 157) SYSTAT8 (SO CAN TELL PRE-RELEASE LEVEL)


```

786.
787. 001000L
788.
789.
790.
791.
792.
793.
794.
795.
796.
797.
798.
799.
800.
801.
802.
803.
804.
805.
806.
807.
808. 001000L 11001001 11101110
809. 001001L 11001011 11010110
810. 001002L 00110001 11000100
    001003L 00110001 11100011
    001004L 00110111 01000111
811. 001005L 00010111 10110010
812. 001006L 00110001 11010110
813. 001007L 11000100 11111000
    001010L 11010111 00001001
814. 001011L 00110010 00110110
    001012L 00110111 11000000
815. 001013L 00110111 10000000
816. 001014L 00110001 11010101
817. 001015L 00110110 11100000
818. 001016L 00110111 01000111
819. 001017L 01010001 00000000
820. 001020L 11001111 11100101
821.
822. 001021L 00110001 11000110
    001022L 00110001 11100101
    001023L 00110111 01000111
823. 001024L 00110001 10010000
    001025L 00010110 01110010
    001026L 00110111 10000110
    001027L 00110001 10110000
    001030L 00110110 10000101
824. 001031L 00110001 11010000
825. 001032L 01101111 11110001
826. 001033L 11000100 11100100
    001034L 11010111 00001001
    
```

```

*
BT:
. ( 021) BT BLOCK TRANSFER
. -0.30 + N * 5.55 - N * 0.15 / ODDSTEP + 0.10 WHEN TCFZ / STEP - 0.50 IF MATCH
. (DE) <- T <- A + (HL)
. DE <- DE + 1; HL <- HL + 1
. STOP IF T = -B; C <- C - 1; UNTIL = 0

. (111 021) BTR BLOCK TRANSFER REVERSE
. -0.30 + N * 5.75 - N * 0.15 / ODDSTEP + 0.10 WHEN TCFZ / STEP - 0.50 IF MATCH
. (DE) <- T <- A + (HL)
. DE <- DE - 1; HL <- HL - 1
. STOP IF T = -B; C <- C - 1; UNTIL = 0

. (062 021) BCV BLOCK CONVERT
. -0.30 + N * 7.35 - N * 0.15 / ODDSTEP + 0.10 WHEN TCFZ / STEP - 0.50 IF MATCH
. (DE) <- T <- A <- (HL + (DE))
. DE <- DE + 1
. STOP IFT = -B; C <- C - 1; UNTIL = 0
    
```

NOTE: NONE OF THESE CHANGE THE CONDITION FLAGS

```

BRA BTX,T@,IZ BT (021)
BRA BTR,T@,IO BTR (111 021)
DLDX DE2MR,,SMR BCV (062 021)

CCLR
LDTP URI+URL ADD DATA AT DE TO TABLE POINTER IN HL
MWAIT ,MEMPF1

DOPP MAROL,AC,MDR A <- MAR <- L + (DE)

LDPT URO+URA STORE IN A SO CAN FIND STOP POINT
LDTP URI+URH ADD IN CARRY ALSO
DOP MAROH,IT
STB SMR INDIRECT THROUGH THIS FOR TABLE ENTRY
TCLR NO A-REG OFFSETS
BRA BTCVT

*
BTX DLDX HL2MR,,SMR GET DATA AT HL TO BE MOVED

DADDP URO+UR,MARI INCREMENT HL FOR BT

BTCVT LDTP URI+URA
LDRT TEMPI SAVE THE A-REG OFFSET (ZERO FOR BCV)
MWAIT ,MEMPF1
    
```

827.	001035L	00110001	11000100		DLDX	DE2MR	POINT TO WHERE TO STORE RESULT
	001036L	00110001	11100011				
828.	001037L	00110001	00110110		DOPRP	MDW,AC,TEMP1,MDR,CO	STORE DATA IN (DE) AND IN TEMP1
	001040L	01110010	00110001				
	001041L	00110111	00100001				
829.	001042L	01101111	11110001		LDRT	TEMP1	
830.	001043L	00110001	10010000		DADDP	URO+UDE,MARI	INCREMENT DE FOR BT & BCV
	001044L	00010110	01110010				
	001045L	00110111	10000100				
	001046L	00110001	10110000				
	001047L	00110110	10000011				
831.	001050L	11001111	10111100		BRA	BTEND	
832.				*			
833.	001051L	00110001	11000110	BTR	DLDX	HL2MR,,SMR	GET DATA AT HL TO BE MOVED
	001052L	00110001	11100101				
	001053L	00110111	01000111				
834.	001054L	00010111	10110010		CCLR		
835.	001055L	00110001	10010000		DDECP	URO+UR,MARI	DECREMENT HL FOR BTR
	001056L	01010100	00000001				
	001057L	00110111	10000110				
	001060L	00110001	10110000				
	001061L	01010100	00000000				
	001062L	00110111	10000101				
836.	001063L	00110001	11010000		LDRP	TEMP1,URI+URA	LOAD UP THE A-REG OFFSET
	001064L	01101111	11110001				
837.	001065L	11000100	11001010		MWAIT	,MEMPF1	
	001066L	11010111	00001001				
838.	001067L	00110001	11000100		DLDX	DE2MR	
	001070L	00110001	11100011				
839.	001071L	00110001	00110110		DOPRP	MDW,AC,TEMP1,MDR,CO	GET RESULTANT DATA
	001072L	01110010	00110001				
	001073L	00110111	00100001				
840.	001074L	01101111	10110001		LDRT	TEMP1,,CC	STORE DATA IN (DE)
841.	001075L	00110001	10010000		DDECP	URO+UDE,MARI	BACKUP DE FOR BTR
	001076L	01010100	00000001				
	001077L	00110111	10000100				
	001100L	00110001	10110000				
	001101L	01010100	00000000				
	001102L	00110111	10000011				
842.				*			
843.							
844.							
845.	001103L	00110001	11010001	BTEND	TSTRP	AC,TEMP1,URI+URB,CO	AT THE ENDPOINT?
	001104L	01110010	00000001				
846.	001105L	11000000	10110111		BRA	RIN256,FC	NO, WANT CARRY TRUE & ZERO TRUE
847.	001106L	11000011	01110010		BRA	RIND,TZ	YES, END NOW!
848.					BRA	RIN256	NO!
849.							NO, REPEAT 256 TIMES (OR LESS)
850.	001107L	00010111	10110010		CCLR		ONLY CARRY SET RIN256 CASE

```

853.
854. 001110L
855.
856.
857.
858.
859.
860.
861. 001110L 00110001 11010010      DOPIP   URO+URC,SB,1,URI+URC IF ZERO, FINISHED
      001111L 01010100 00000001
      001112L 00110111 10000010
862. 001113L 11000011 01110010      BRA     RIND,TZ
863. 001114L 01000101 00000001      TSTIT  ,1          DO THEM IN PAIRS SO CAN'T INTERRUPT
864. 001115L 11000010 10101111      BRA     RINDO,FZ    DURING DOUBLE BYTE MOVE
865.                                     !CAN USE BT IN DISPLAY POINTER MOVES!
866.
867. 001116L
868.
869.
870.
871.
872.
873. 001116L 00110001 00110000      TSTPT  FI,SRVREQ   DO SERVICE IF NEEDED
874. 001117L 11000010 10101011      BRA     RINRPT,FZ
875. 001120L 11000100 10101111      RINDO   MWAIT      ,MEMPF1
      001121L 11010111 00001001
876. 001122L 00111001 00110100      BRPX   IDCOD       GO DO OPCODE AGAIN
      001123L 10101111 00110011
877.
878. >001124L 01011001 11111111      RINRPT  BRAX       SRVRPT      YES, DO IT!
      >001125L 11001111 11111111
    
```

*

RIN256:

. ODD - 1.45, RPT - 1.60, SRV - 1.35, END - 1.30

. WARNING, CARRY MUST BE CLEAR ON ENTRY
 . BLOCK REPEATED INSTRUCTIONS (THOSE THAT COUNT C THROUGH 256 MAX STEPS
 . DOES NOT CHANGE FLAGS

.

*

RINST:

. SRV - 0.65, RPT - 0.90

. LOOP THROUGH REPEATED INSTRUCTIONS, SET THE REPEAT MODE AND DO
 . SERVICE REQUEST IF NEEDED ELSE RE-EXECUTE THE INSTRUCTION.

881.					
882.	001126L				
883.					
884.					
885.					
886.					
887.					
888.					
889.					
890.					
891.					
892.					
893.					
894.					
895.					
896.					
897.					
898.	001126L	11001000	10001101	BRA	DFOP,F@,IZ
899.	001127L	00110001	11000100	DLDX	DE2MR,,SMR
	001130L	00110001	11100011		
	001131L	00110111	01000111		
900.	001132L	00110001	10010000	DADDP	URO+UDE,MARI
	001133L	00010110	01110010		
	001134L	00110111	10000100		
	001135L	00110001	10110000		
	001136L	00110110	10000011		
901.	001137L	11000100	10100000	MWAIT	,MEMPF1
	001140L	11010111	00001001		
902.	001141L	00110001	00110110	LDRP	TEMP1,MDR
	001142L	01101111	11110001		
903.	001143L	00110001	11000110	DLDX	HL2MR,,SMR
	001144L	00110001	11100101		
	001145L	00110111	01000111		
904.	001146L	00110001	10010000	DADDP	URO+UR,MARI
	001147L	00010110	01110010		
	001150L	00110111	10000110		
	001151L	00110001	10110000		
	001152L	00110110	10000101		
905.	001153L	01110001	10110001	LDTR	TEMP1,CC
906.	001154L	11000100	10010011	MWAIT	,MEMPF1
	001155L	11010111	00001001		
907.	001156L	00110100	00110110	DOPP	LUF,SB,MDR
	001157L	00110111	00000110		
908.	001160L	11000011	10110111	BRA	RIN256,TZ
909.	001161L	11001111	01110010	BRA	RIND

```

*
BCP:
. ( 041) BCP          BLOCK COMPARE
. -0.30 + N * 5.45 - 0.15 * N / ODDSTEP - 0.5 IF MATCH
. (HL) - (DE); HL <- HL + 1; DE <- DE + 1
. STOP IF TZ; C <- C - 1; CONTINUE UNTIL = 0

. (111 041) DFAC      DECIMAL FIELD ADD
. -0.30 + C * 7.45    (DE) <- B .OR. (DE) .DAD. (HL) + CRY
. DE <- DE - 1; HL <- HL - 1
. C <- C - 1; UNTIL = 0 (16)

. (062 041) DFSB      DECIMAL FIELD SUBTRACT
. -0.30 + C * 7.65    (DE) <- B .OR. (DE) .DSB. (HL) - CRY
. DE <- DE - 1; HL <- HL - 1
. C <- C - 1; UNTIL = 0 (16)
    
```

```

912.
913. 001162L
914.
915.
916.
917.
918.
919.
920.
921.
922.
923.
924. 001162L 01010001 00001111          LDRI      TEMP2,017          SELECT 4 BITS, NOT ALL OF THEM
      001163L 01101111 11110010
925. 001164L 01010001 10000000          BAL      ,DFADD          (ASSUME THIS)
926. 001165L 11001011 01100110          BRA      BFOP,T@,10      WAS ODD THEREFORE WAS DECIMAL ADD
927. 001166L 01010001 10000111          BAL      ,DFSUB
928. 001167L 11001111 01100110          BRA      BFOP          WAS EVEN SO IT WAS DECIMAL SUBTRACT
929.
930. 001170L          DFSUB
931. 001170L 01110100 11110001          DOPR      LUF,SB,TEMP1      SET FLAGS ON SUBTRACT
      001171L 00110111 00000110
932. 001172L 11000000 10000011          BRA      DFSEND,FC        NO CARRY, NO PROBLEMS
933. 001173L 01010010 00001001          DOTI      ,AC,10-1        CARRY, CORRECT THE VALUE (ADDS 10!)
934. 001174L 00110011 11010001          DFSEND    DOPP      MDW,OR,URI+URB      SET THE ZONE BITS
      001175L 00110111 00100001
935. 001176L 11001111 01111000          BRA      RIN16
936.
937. 001177L          DFADD
938. 001177L 01110010 11110001          DORR      TEMP1,AC,TEMP1    ADD TOGETHER (CARRY FALSE ON RESULT)
      001200L 01101111 11110001
939. 001201L 01010010 11110110          DOPI      LUF,AC,-10      SET FLAGS & CORRECT IF OVERFLOW
      001202L 00110111 00000110
940. 001203L 11000001 01111010          BRA      DFAEND,TC        IF OVERFLOWED, CORRECTED NOW
941. 001204L 01110001 11110001          LDTR      TEMP1          NO CARRY, GET CORRECT VALUE
942. 001205L 00110011 11010001          DFAEND    DOPP      MDW,OR,URI+URB      SET THE ZONE BITS
      001206L 00110111 00100001
943.
      .          BRA      RIN16
    
```

*

DFOP

. (111 041) DFAC

. -0.30 + C * 7.45

.

.

.

. (062 041) DFSB

. -0.30 + C * 7.65

.

.

.

LDRI

TEMP2,017

BAL

BRA

BAL

BRA

DFSUB

DOPR

BRA

DOTI

DFSEND

DOPP

BRA

DFADD

DORR

DOPI

BRA

LDTR

DFAEND

DOPP

BRA

.

BRA

.

DECIMAL FIELD ADD

(DE) <- B .OR. (DE) .DAD. (HL) + CRY

DE <- DE - 1; HL <- HL - 1

C <- C - 1; UNTIL = 0 (16)

DECIMAL FIELD SUBTRACT

(DE) <- B .OR. (DE) .DSB. (HL) - CRY

DE <- DE - 1; HL <- HL - 1

C <- C - 1; UNTIL = 0 (16)

SELECT 4 BITS, NOT ALL OF THEM

(ASSUME THIS)

WAS ODD THEREFORE WAS DECIMAL ADD

WAS EVEN SO IT WAS DECIMAL SUBTRACT

SET FLAGS ON SUBTRACT

NO CARRY, NO PROBLEMS

CARRY, CORRECT THE VALUE (ADDS 10!)

SET THE ZONE BITS

ADD TOGETHER (CARRY FALSE ON RESULT)

SET FLAGS & CORRECT IF OVERFLOW

IF OVERFLOWED, CORRECTED NOW

NO CARRY, GET CORRECT VALUE

SET THE ZONE BITS

946.
947. 001207L
948.
949.
950.
951.
952. 001207L 00010111 10110010
953. 001210L 00110001 11010010
001211L 01010100 00000001
001212L 00110111 10000010
954. 001213L 01000101 00001111
955. 001214L 11000010 10110001
956.
957. 001215L
958.
959.
960. 001215L 00110001 11011100
001216L 01010101 11011111
001217L 00110111 10001100
961. >001220L 01011001 11111111
>001221L 11001111 11111111

*
RIN16:
. RPT - 1.70, SRV - 1.45, END - 1.40
.
FIELD REPEATED INSTRUCTIONS ARE THOSE THAT COUNT C THROUGH 16 MAX STEP
CCLR
DOPIP URO+URC,SB,1,URI+URC COUNT DOWN
TSTIT .017 AT THE END (BASE 16)?
BRA RINST,FZ NOT YET
*
RIND:
. 0.70 REPEATED INSTRUCTION END
DOPIP PSWO,ND,-1-SWRPT,PSWI
BRAX FETCHW

964.					
965.	001222L				
966.					
967.					
968.					
969.					
970.					
971.	001222L	01010001	11111111	LDRI	TEMP2,0377
	001223L	01101111	11110010		
972.	001224L	01010001	01000011	BRC	BFOP,,BFSUB
	001225L	11001111	01100110		
973.					
974.	001226L				
975.					
976.					
977.					
978.					
979.					
980.	001226L	01010001	11111111	LDRI	TEMP2,0377
	001227L	01101111	11110010		
981.	001230L	01010001	01000111	BAL	,BFADD
982.					
983.	001231L				
984.					
985.					
986.	001231L	01101111	10110000	BAS	LINK,CC
987.	001232L	00110001	11000110	DLDX	HL2MR,,SMR
	001233L	00110001	11100101		
	001234L	00110111	01000111		
988.	001235L	00110001	10010000	DDECP	URO+UR,MARI
	001236L	01010100	00000001		
	001237L	00110111	10000110		
	001240L	00110001	10110000		
	001241L	01010100	00000000		
	001242L	00110111	10000101		
989.	001243L	01110001	11110010	LDTR	TEMP2
990.	001244L	11000100	01011011	MWAIT	,MEMPF1
	001245L	11010111	00001001		
991.	001246L	00110101	00110110	DORP	TEMP1,ND,MDR,,CC
	001247L	01101111	10110001		
992.	001250L	00110001	11000100	DLDX	DE2MR,,SMR
	001251L	00110001	11100011		
	001252L	00110111	01000111		
993.	001253L	00110001	10010000	DDECP	URO+UDE,MARI
	001254L	01010100	00000001		
	001255L	00110111	10000100		
	001256L	00110001	10110000		
	001257L	01010100	00000000		
	001260L	00110111	10000011		
994.					
995.	001261L	00110001	00110101	DOTPP	,AC,UCFLG,UCFLG
	001262L	00110010	00110101		

*
 BFSB:
 . (031) BFSB BINARY FIELD SUBTRACT
 . -0.30 + C * 6.90 (DE) <- (DE) - (HL) - CRY
 . DE <- DE - 1; HL <- HL - 1
 . C <- C - 1; UNTIL = 0 (16)

*
 BFAC:
 . (011) BFAC BINARY FIELD ADD
 . -0.30 + C * 6.70 (DE) <- (DE) + (HL) + CRY
 . DE <- DE - 1; HL <- HL - 1
 . C <- C - 1; UNTIL = 0 (16)

*
 BFOP
 . 4.1 BINARY FIELD OPERATIONS (ARG GETTER)

*
 . CARRY IGNORED, BITS 2&6 NOT BOTH HIGH
 . SET THE CARRY

996.	001263L	01110001	11110010	LDTR	TEMP2	
997.	001264L	11000100	01001011	MWAIT	,MEMPF1	
	001265L	11010111	00001001			
998.	001266L	00110101	00110110	DOTP	,ND,MDR	
999.	001267L	11101111	00000000	BRR	LINK	SELECT ADD & SUBTRACT, BINARY & DECIMAL
1000.				*		
1001.	001270L	01110010	11110001	BFADD	DOPR	MDW,AC,TEMP1 (DE) <- (DE) + (HL)
	001271L	00110111	00100001			
1002.	001272L	00110111	00000110	LDPT	LUF	
1003.	001273L	11001111	01111000	BRA	RIN16	
1004.						
1005.	001274L	01110100	11110001	BFSUB	DOPR	MDW,SB,TEMP1 (DE) <- (DE) - (HL)
	001275L	00110111	00100001			
1006.	001276L	00110111	00000110	LDPT	LUF	
1007.	001277L	11001111	01111000	BRA	RIN16	

. BINARY FIELD SHIFTS LEFT AND RIGHT

```

1010.
1011. 001300L
1012.
1013.
1014.
1015.
1016.
1017.
1018.
1019.
1020.
1021.
1022. 001300L 00110001 11000110          DLDX      HL2MR,,SMR          GET DATA TO SHIFT & SELECT R/L ROUTINE
      001301L 00110001 11100101
      001302L 00110111 01000111
1023. 001303L 11001001 00101001          BRA       BFSL,T@,IZ
1024.
1025. 001304L 00110001 10010000          DADDP    URO+UR,MARI        UPDATE HL
      001305L 00010110 01110010
      001306L 00110111 10000110
      001307L 00110001 10110000
      001310L 00110110 10000101
1026. 001311L 00110001 00110101          LDTP     UCFLG
1027. 001312L 00010111 10100010          SHIFT    SL                PUT THE CARRY IN THE LSB (BIT 0)
1028. 001313L 00010111 10110010          CCLR
1029. 001314L 11000100 00110011          MWAIT    ,MEMPF1          AND INTO THE LINK
      001315L 11010111 00001001
1030. 001316L 00110001 00110110          LDTP     MDR              GET THE DATA
1031. 001317L 00010111 10010010          SHIFT    SR              DO EXTENDED SHIFT
1032. 001320L 00110111 00100001          LDPT     MDW             OUTPUT SHIFTED DATA
1033. 001321L 00010111 10010010          SHIFT    SR              PUT LINK IN THE MSB
1034. 001322L 01101111 11110001          LDRT     TEMP1
1035. 001323L 01110010 00110001          DOPR     LUCF,AC,TEMP1,,CO SET THE CARRY FROM THE MSB (LINK)
      001324L 00110111 00000111
1036. 001325L 11001111 01111000          BRA      RIN16
1037.
1038. 001326L 00010111 10110010          BFSL     CCLR            UPDATE HL
1039. 001327L 00110001 10010000          DDECP    URO+UR,MARI        CARRY IN STOPPED IN BIT 2 OR 6 OF UCFLG
      001330L 01010100 00000001
      001331L 00110111 10000110
      001332L 00110001 10110000
      001333L 01010100 00000000
      001334L 00110111 10000101
1040. 001335L 00110001 00110101          DOTPP    ,AC,UCFLG,UCFLG   SET CARRY FROM USER CARRY
      001336L 00110010 00110101
1041. 001337L 11000100 00100000          MWAIT    ,MEMPF1
      001340L 11010111 00001001
1042. 001341L 00110001 00110110          DOPPP    MDW,AC,MDR,MDR   SHIFT LEFT!
      001342L 00110010 00110110
      001343L 00110111 00100001
1043. 001344L 00110111 00000111          LDPT     LUCF            SET CARRY ON RESULT
1044. 001345L 11001111 01111000          BRA      RIN16

```

*

BFS:

. (075) BFSL BINARY FIELD SHIFT LEFT
 . -0.30 + C * 4.55 (HL) <- (HL) + (HL) + CRY; HL <- HL - 1
 . C <- C - 1; UNTIL = 0 (16)

. (111 075) BFSR BINARY FIELD SHIFT RIGHT
 . -0.30 + C * 4.55 (HL) <- SHFTRGHT (HL); HL <- HL + 1
 . C <- C - 1; UNTIL = 0 (16)

. NOTE: ONLY CHANGES THE CARRY FLAG

1047.					
1048.	001346L				
1049.					
1050.					
1051.					
1052.	001346L	00110001	11011111	LDRP	TEMP1,IMPI
	001347L	01101111	11110001		
1053.	001350L	01110010	00110001	DOPR	LUCF,AC,TEMP1,,CO ADD TOGETHER AND SET USER CARRY
	001351L	00110111	00000111		
1054.	001352L	00110110	10001111	DOP	IMPO,IT PUT CARRY IN THE LSB
1055.	>001353L	01011001	11111111	BRAX	FETCHI DON'T USE IMPFO, WILL GET BAD CARRY
	>001354L	11001111	11111111		
1056.					
1057.	001355L				
1058.					
1059.					
1060.					
1061.	001355L	00110001	11011111	LDTP	IMPI
1062.	001356L	00010111	10110010	CCLR	SET THE LINK BIT ON LSB
1063.	001357L	00010111	10010010	SHIFT	SR RIGHT CIRCULAR
1064.	001360L	00110111	10001111	LDPT	IMPO STORE RESULT
1065.	001361L	01101111	11110001	LDRT	TEMP1
1066.	001362L	01110010	00110001	DOPR	LUCF,AC,TEMP1,,CO SET CARRY ON THE MSBIT
	001363L	00110111	00000111		
1067.	>001364L	01011001	11111111	BRAX	FETCHI
	>001365L	11001111	11111111		
1068.					
1069.	001366L				
1070.					
1071.					
1072.					
1073.	001366L	00110001	00110101	LDTP	UCFLG GET CARRY
1074.	001367L	00010111	10100010	SHIFT	SL IN LSBIT
1075.	001370L	00010111	10110010	CCLR	AND INTO LINK
1076.	001371L	00110001	11011111	LDTP	IMPI
1077.	001372L	00010111	10010010	SHIFT	SR DO RIGHT EXTEND
1078.	001373L	00110111	10001111	LDPT	IMPO
1079.	001374L	00010111	10010010	SHIFT	SR PUT LINK IN MSBIT
1080.	001375L	01101111	11110001	LDRT	TEMP1
1081.	001376L	01110010	00110001	DOPR	LUCF,AC,TEMP1,,CO SET CARRY ON LINK
	001377L	00110111	00000111		
1082.	>001400L	01011001	11111111	BRAX	FETCHI
	>001401L	11001111	11111111		

*

SLC:

. 0.95 (002) SLC SHIFT LEFT CIRCULAR
 . 0.95 (IMP 002) SLCR RN <- R(N-1); CRY <- RO <- R7

*

SRC:

. 1.15 (012) SRC SHIFT RIGHT CIRCULAR
 . 1.15 (IMP 012) SRCR CRY <- R7 <- RO; R(N-1) <- RN

*

SRE:

. 1.50 (032) SRE SHIFT RIGHT EXTENDED
 . 1.50 (IMP 032) SRER R7 <- CRY; R(N-1) <- RN; CRY <- RO

1083.
1084.
1085.
1086. 001402L
1087.
1088.
1089.
1090. 001402L 00110001 00110101
001403L 01010101 11000011
001404L 00110111 10001111
1091. >001405L 01011001 11111111
>001406L 11001111 11111111

*
. TABPAGE PRODL
*
CCS:
. 0.70 (042) CCS CONDITION CODE SAVE
. 0.70 (IMP 042) CCSr R <- (CRY)(SGN)0000 (~ZRO.SGN) (~ZRN.PTY)
DOPIP IMPO,ND,0303,UCFLG
BRAX FETCHI

1094.								
1095.	001407L							
1096.								
1097.								
1098.								
1099.								
1100.								
1101.								
1102.								
1103.								
1104.								
1105.								
1106.								
1107.								
1108.								
1109.								
1110.								
1111.								
1112.	001407L	00110111	00001100	STB	IMAR,SMR		GET THE INDEX	
	001410L	00110111	01000111					
1113.	001411L	00110001	10001001	DLDX	MR2PC		AND SAVE AWAY NEW PC	
	001412L	00110001	10101000					
1114.	001413L	11010100	11110100	MWAIT	,MEMPF1			
	001414L	11010111	00001001					
1115.	001415L	00110001	00110110	LDPP	MAROL,MDR		LSB ADDRESS	
	001416L	00110111	11000000					
1116.	001417L	00110001	11100111	LDX	XX2MRH+URX,SMR		MSB ADDRESS AND GET DATA	
	001420L	00110111	01000111					
1117.	001421L	11001110	11111111	MWAIT	NOOP,MEMPF1			
	001422L	11010100	11101101					
	001423L	11010111	00001001					
1118.	001424L	00110001	00110110	LDPP	I350,MDR		GOT THE DATA	
	001425L	00110111	10001101					
1119.	001426L	11011001	11100001	BRA	FETPL,T@,IZ		IF IMP NOT ZERO GET ANOTHER BYTE	
1120.	001427L	00110111	00001100	STB	IMAR,SMR			
	001430L	00110111	01000111					
1121.	001431L	11001110	11111111	MWAIT	NOOP,MEMPF1			
	001432L	11010100	11100101					
	001433L	11010111	00001001					
1122.	001434L	00110001	00110110	LDPP	IMPO,MDR		GET THE SECOND DATA BYTE	
	001435L	00110111	10001111					
1123.	>001436L	01011001	11111111	FETPL	BRAX	FETCH		
	>001437L	11001111	11111111					

```

1124.
1125. 001440L
1126.
1127.
1128.
1129.
1130.
1131.
1132.
1133.
1134.
1135.
1136.
1137.
1138.
1139.
1140.
1141.
1142. 001440L 00110111 00001100
      001441L 00110111 01000111
1143. 001442L 00110001 10001001
      001443L 00110001 10101000
1144. 001444L 11010100 11011011
      001445L 11010111 00001001
1145. 001446L 00110001 00110110
      001447L 00110111 11000000
1146. 001450L 00110001 11100111
1147. 001451L 00110001 11011101
      001452L 00110111 00100001
1148. 001453L 11011001 11001110
1149. 001454L 00110001 11011111
1150. 001455L 11010100 11010010
      001456L 11010111 00001001
1151. 001457L 00110111 00001100
1152. 001460L 00110111 00100001
1153. >001461L 01011001 11111111
      >001462L 11001111 11111111
    
```

```

*
PSR:
. 3.05 ( 1R6) PSR.IDX STORE REG INTO PAGED LOCATION
. ( 107) PSR.IDX A REG SAVE (106 IS NOT A PSR)
. ( 116) PSR.IDX (X,IDX) <- R
. ( 126) PSR.IDX
. ( 136) PSR.IDX
. ( 146) PSR.IDX
. ( 156) PSR.IDX
. ( 166) PSR.IDX

. 4.40 (111 126) DPSR.IDX (X,IDX) <- C; (X,IDX+1) <- B
. (062 116) DPSR.IDX (X,IDX) <- B; (X,IDX+1) <- C
. (113 146) DPS.IDX (X,IDX) <- E; (X,IDX+1) <- D
. (174 136) DPSR.IDX (X,IDX) <- D; (X,IDX+1) <- E
. (115 166) DPS.IDX (X,IDX) <- L; (X,IDX+1) <- H
. (176 156) DPSR.IDX (X,IDX) <- H; (X,IDX+1) <- L

STB IMAR,SMR GET THE INDEX
DLDX MR2PC UPDATE THE PC SO IT CORRECT
MWAIT ,MEMPF1
LDPP MAROL,MDR LSB ADDRESS
LDX XX2MRH+URX AND MSB ADDRESS FROM X-REG
LDPP MDW,I35I SAVE THE REGISTER IN MEMORY
BRA FETPS,T@,IZ DONE IF IMP ZERO
LDTP IMPI GET OTHER REG TO SAVE
MWAIT ,MEMPF1
STB IMAR POINT TO ITS SAVE AREA
LDPT MDW SAVE IT
FETPS BRAX FETCHW
    
```

```

1156.
1157. 001463L
1158.
1159.
1160.
1161.
1162.
1163.
1164. 001463L 11011000 11001001
1165. 001464L 01010001 00000110
    001465L 00110111 00000001
1166. 001466L 00110001 11010000
1167. 001467L 11011111 11000000
1168.
1169. 001470L
1170.
1171.
1172.
1173.
1174.
1175.
1176.
1177.
1178.
1179.
1180. 001470L 11011000 11000100
1181. 001471L 01010001 00000110
    001472L 00110111 00000001
1182. 001473L 01010001 00000001
1183. 001474L 11011010 11000000
1184. 001475L 01010001 00000010
1185. 001476L 00110111 00001001
1186. 001477L 01101111 11110001
1187. 001500L 00110001 11011111
    001501L 01110010 00110001
    001502L 00110111 01101111
1188. >001503L 01011001 11111111
    >001504L 11000000 11111111
1189. 001505L 00110111 00001001
1190. 001506L 00110001 11011111
    001507L 01010010 00000000
    001510L 00110111 01101111
1191.
1192.
1193. >001511L 11001111 11111111
    
```

*
 INCPA:
 . 1.50 (017) INCP HL <- HL + A
 . 1.35 (062 017) INCP BC <- BC + A
 . 1.35 (174 017) INCP DE <- DE + A
 . 1.35 (022 017) INCP XA <- XA + A
 . +0.65 IF CRY FROM LSB

BRA INCPAS,F@,IZ
 LDPI LIMP,URL USE HL IF NO IMP SPECIFICATION

INCPAS LDTP URI+URA
 BRA INCPIT T LOADED WITH VALUE TO ADD, GO DO IT

*
 INCP:
 . 1.45 (015) INCP HL <- HL + 1
 . 1.45 (111 015) INCP XA <- XA + 2
 . 1.30 (062 015) INCP BC <- BC + 1
 . 1.45 (113 015) INCP BC <- BC + 2
 . 1.30 (174 015) INCP DE <- DE + 1
 . 1.45 (115 015) INCP DE <- DE + 2
 . 1.45 (117 015) INCP HL <- HL + 2
 . 1.30 (022 015) INCP XA <- XA + 1
 . +0.65 IF CRY FROM LSB

BRA INCPA,F@,IZ
 LDPI LIMP,URL DEFAULT TO HL PAIR

INCPA LDTP 1 ASSUME ITS BY 1 (ODD)
 BRA INCPIT,F@,IO
 LDTP 2 NO, BY 2 CAUSE WAS EVEN
 STB DIMP CORRECT IT TO BE ODD

INCPIT LDRT TEMPI
 DOPRP IMPFO,AC,TEMPI,IMPI,CO INC THE LSB (T-SAVE NECESSARY)

BRAX FETCHI,FC IF NO CARRY FORGET THE MSB

STB DIMP
 DOPIP IMPFO,AC,0,IMPI INC THE MSB (COULD USE IT)

.
 . CAN'T USE 'IT IMPFO' BECAUSE DELAYED
 ALU CARRY THROUGH PROCESSOR CARRY

BRA FETCHI

1194.						
1195.	001512L					
1196.						
1197.						
1198.						
1199.						
1200.						
1201.						
1202.	001512L	11011000	10110010	BRA	DECPAS,F@,IZ	
1203.	001513L	01010001	00000110	LDPI	LIMP,URL	SELECT HL AS DEFAULT REG PAIR
	001514L	00110111	00000001			
1204.	001515L	00110001	11010000	DECPAS	LDTP	URI+URA
1205.	001516L	11011111	10101001	BRA	DECPIT	GO DECR. USING A-REG AS DISP.
1206.						
1207.	001517L					
1208.						
1209.						
1210.						
1211.						
1212.						
1213.						
1214.						
1215.						
1216.						
1217.						
1218.	001517L	11011000	10101101	BRA	DECPS,F@,IZ	
1219.	001520L	01010001	00000110	LDPI	LIMP,URL	
	001521L	00110111	00000001			
1220.	001522L	01010001	00000001	DECPS	LDTI	1
1221.	001523L	11011010	10101001	BRA	DECPIT,F@,IO	EXACTLY LIKE ABOVE BUT USING SB'S NOT A
1222.	001524L	01010001	00000010	LDTI	2	
1223.	001525L	00110111	00001001	STB	DIMP	
1224.	001526L	01101111	11110001	DECPIT	LDRT	TEMP1
1225.	001527L	00110001	11011111	DOPRP	IMPFO,SB,TEMP1,IMPI,CO	
	001530L	01110100	00110001			
	001531L	00110111	01101111			
1226.	>001532L	01011001	11111111	BRAX	FETCHI,FC	IF NO CARRY FORGET THE MSB
	>001533L	11000000	11111111			
1227.	001534L	00110111	00001001	STB	DIMP	
1228.	001535L	00110001	11011111	DOPIP	IMPFO,SB,0,IMPI	
	001536L	01010100	00000000			
	001537L	00110111	01101111			
1229.	>001540L	11001111	11111111	BRA	FETCHI	

1232.
 1233. 001541L
 1234.
 1235.
 1236.
 1237.
 1238.
 1239.
 1240.
 1241.
 1242.
 1243.
 1244.
 1245.
 1246.
 1247. 001541L 01010001 01101011
 001542L 11011111 10011011
 1248.
 1249. 001543L
 1250.
 1251.
 1252.
 1253.
 1254.
 1255.
 1256.
 1257.
 1258.
 1259.
 1260.
 1261.
 1262.
 1263. 001543L 01010001 10000000

*
 DECX:
 . (025) DECI.LSP.IDX (X,IDX+1 | X,IDX) <-
 . 9.05~9.65 (X,IDX+1 | X,IDX) - DSP
 . (111 025) DECI.LSP.MSB.IDX (X,IDX+1 | X,IDX) <-
 . 10.55~11.15 (X,IDX+1 | X,IDX) - DSP
 . (062 025) LFID.LSP.IDX RP <- (X,IDX+1 | X,IDX) - DSP
 . (174 025) LFID.LSP.IDX
 . (176 025) LFID.LSP.IDX
 . 7.55~8.15
 . (113 025) LFID.LSP.MSP.IDX RP <- (X,IDX+1 | X,IDX) - DSP
 . (115 025) LFID.LSP.MSP.IDX
 . (117 025) LFID.LSP.MSP.IDX
 . 9.05~9.65
 BRC INDX,,DECIT GO TO INDEX SPECIFYING DECIT SET
 *
 INCX:
 . (005) INCI.LSP.IDX (X,IDX+1 | X,IDX) <-
 . 8.75~9.35 (X,IDX+1 | X,IDX) + DSP
 . (111 005) INCI.LSP.MSP.IDX (X,IDX+1 | X,IDX) <-
 . 10.25~10.85 (X,IDX+1 | X,IDX) + DSP
 . (062 005) LFII.LSP.IDX RP <- (X,IDX+1 | X,IDX) + DSP
 . (174 005) LFII.LSP.IDX
 . (176 005) LFII.LSP.IDX
 . 7.45~8.05
 . (113 005) LFII.LSP.MSP.IDX RP <- (X,IDX+1 | X,IDX) + DSP
 . (115 005) LFII.LSP.MSP.IDX
 . (117 005) LFII.LSP.MSP.IDX
 . 8.95~9.55
 BAL ,INCIT

1264.							
1265.	001544L						
1266.							
1267.							
1268.							
1269.							
1270.	001544L	00110111	00001100		STB	IMAR,SMR	GET DISPLACEMENT LSP
	001545L	00110111	01000111				
1271.	001546L	01101111	11110000		BAS	LINK	FREE REGISTER FOR INC, DEC SELECT
1272.	001547L	11010100	10011000		MWAIT	,MEMPF1	
	001550L	11010111	00001001				
1273.	001551L	00110001	00110110		LDTP	MDR	
1274.	001552L	00110111	00001100		STB	IMAR,SMR	GET MSP OR INDEX
	001553L	00110111	01000111				
1275.	001554L	01101111	11110010		LDRT	TEMPL	SAVE LSP (LSP DISPLACEMENT)
1276.	001555L	01010001	00000000		TCLR		ASSUME MSP IS ZERO
1277.	001556L	11011010	10001010		BRA	INDGET,F@,IO	
1278.	001557L	11010100	10010000		MWAIT	,MEMPF1	NO, GET MSP OF DISPLACEMENT
	001560L	11010111	00001001				
1279.	001561L	00110001	00110110		LDTP	MDR	GOT MSB
1280.	001562L	00110111	00001100		STB	IMAR,SMR	POINT AND GET INDEX
	001563L	00110111	01000111				
1281.	001564L	00110111	00001001		STB	DIMP	CORRECT IMP REG
1282.	001565L	01101111	11110001	INDGET	LDRT	TEMPH	SAVE MSP
1283.	001566L	00110001	10001001		DLDX	MR2PC	PC SAVED AS CORRECT VALUE NOW
	001567L	00110001	10101000				
1284.	001570L	11010100	10000111		MWAIT	,MEMPF1	GOTTINDEX
	001571L	11010111	00001001				
1285.	001572L	00110001	00110110		LDPP	MAROL,MDR	INDEX TO THE MAR LSB
	001573L	00110111	11000000				
1286.	001574L	00110001	11100111		LDX	XX2MRH+URX,SMR	AND MAR MSB FROM THE X-REG
	001575L	00110111	01000111				
1287.	001576L	11101111	00000000		BRR	LINK	SELECT DECIT OR INCIT
1288.							
1289.	001577L	11010100	10000000	*	INCIT	MWAIT	,MEMPF1
	001600L	11010111	00001001				
1290.	001601L	00110001	00110110		LDTP	MDR	
1291.	001602L	00110111	00001100		STB	IMAR,SMR	START TO READ FOR MSB FAST
	001603L	00110111	01000111				
1292.	001604L	01110010	00110010		DORR	TEMPL,AC,TEMPL,,CO	ADD DATA AND DISPLACEMENT LSB
	001605L	01101111	11110010				
1293.	001606L	11010100	01111001		MWAIT	,MEMPF1	
	001607L	11010111	00001001				
1294.	001610L	00110001	00110110		DOTRP	,AC,TEMPH,MDR	ADD MSB PART, LEAVE RESULT IN T
	001611L	01110010	11110001				
1295.	001612L	11011000	01011111		BRA	INDXL,F@,IZ	SELECT LOAD REG PAIR OR RELOAD MEMORY
1296.							
1297.	001613L	00110111	00100001	INDXS	LDPT	MDW	PUT MSB RESULT BACK IN MEMORY
1298.	001614L	00110111	00000110		LDPT	LUF	SET CONDITION CODES
1299.	001615L	01110001	11110010		LDTR	TEMPL	
1300.	001616L	11010100	01110001		MWAIT	,MEMPF1	PUT LSB DATA BACK ALSO
	001617L	11010111	00001001				

1301.	001620L	00110111	00001101		STB	DMAR	IN CORRECT SPOT
1302.	001621L	00110111	00100001		LDPT	MDW	
1303.	>001622L	01011001	11111111		BRAX	FETCHW	
	>001623L	11001111	11111111				
1304.							
1305.	001624L	11010100	01101011	DECIT	MWAIT	,MEMPF1	
	001625L	11010111	00001001				
1306.	001626L	00110001	00110110		LDTP	MDR	GET LSB DATA
1307.	001627L	00110111	00001100		STB	IMAR,SMR	START TO READ FOR MSB FAST
	001630L	00110111	01000111				
1308.	001631L	01110100	00110010		DORR	TEMPL,SB,TEMPL,,CO	SUBTRACT DISPLACEMENT FROM THE DATA
	001632L	01101111	11110010				
1309.	001633L	11010100	01100100		MWAIT	,MEMPF1	
	001634L	11010111	00001001				
1310.	001635L	00110001	00110110		DOTRP	,SB,TEMPH,MDR	SIMILARLY FOR THE MSB PART
	001636L	01110100	11110001				
1311.	001637L	11011001	01110100		BRA	INDXS,T@,IZ	SELECT LOAD REG PAIR OR RELOAD MEMORY
1312.							
1313.	001640L	00110111	00001001	INDXL	STB	DIMP	CORRECT POINTER TO MSB
1314.	001641L	00110111	01101111		LDPT	IMPFO,IIMP	LOAD THE INDEX INTO A REGISTER PAIR
	001642L	00110111	00001000				
1315.	001643L	01110001	11110010		LDPR	IMPO,TEMPL	THE LSB ALSO
	001644L	00110111	10001111				
1316.	>001645L	01011001	11111111		BRAX	FETCH	
	>001646L	11001111	11111111				

1319.								
1320.	001647L							
1321.								
1322.								
1323.								
1324.								
1325.								
1326.								
1327.								
1328.	001647L 01010001 00110000		BRC	DLS,,DSTORE		SELECT REG PAIRS & DO SAVE		
	001650L 11011111 01010001							
1329.								
1330.	001651L							
1331.								
1332.								
1333.	001651L 01010001 00111111		BAL	LINK,DLOAD		LOAD REG PAIR		
	001652L 01101111 11110000							
1334.	001653L 01010001 00000110		LDTI	URL		HL		
1335.	001654L 11011111 01000011		BRA	DLSLMP		FROM (HL)		
1336.								
1337.	001655L							
1338.								
1339.								
1340.								
1341.								
1342.								
1343.								
1344.								
1345.								
1346.								
1347.	001655L 01010001 00111111		BAL	,DLOAD		LOAD SELECT		
1348.								
1349.	001656L							
1350.								
1351.	001656L 01101111 11110000		BAS	LINK				
1352.	001657L 11011001 01000100		BRA	DLSZRO,T@,IZ		DE,HL - 000		
1353.	001660L 11011010 01001001		BRA	DLSBC,F@,IO		XX,BC - 062, 114...		
1354.	001661L 00110111 00001001		STB	DIMP				
1355.	001662L 00110001 11000100		LDX	DE2MRL		DELAY ONE FROM THE DIMP BEFORE BRA		
1356.	001663L 11011001 01000110		BRA	DLSONE,T@,IZ		BC,HL - 111		
1357.	001664L 00110001 11100011		LDX	DE2MRH				
1358.	001665L 11101111 00000000		BRR	LINK		XX,DE - 113, 115...		
1359.	001666L 00110001 11000010	DLSBC	LDX	XX2MRL+URC		XX,BC - 062, 114...		
1360.	001667L 00110001 11100001		LDX	XX2MRH+URB				
1361.	001670L 11101111 00000000		BRR	LINK				
1362.	001671L 01010001 00000010	DLSONE	LDTI	URC		BC,HL - 111		
1363.	001672L 11011111 01000011		BRA	DLSLMP				
1364.	001673L 01010001 00000100	DLSZRO	LDTI	URE		DE,HL - 000		
1365.	001674L 00110111 00000001	DLSLMP	LDPT	LIMP				
1366.	001675L 00110001 11000110		DLDX	HL2MR		XX,HL - 000, 111, HL,HL		
	001676L 00110001 11100101							
1367.	001677L 11101111 00000000		BRR	LINK				

1368.						
1369.	001700L					* DLOAD LOAD REGISTER PAIR FROM MEMORY
1370.						
1371.	001700L	00110111	01000111	STB	SMR	
1372.	001701L	11001110	11111111	MWAIT	NOOP, MEMPF1	
	001702L	11010100	00111101			
	001703L	11010111	00001001			
1373.	001704L	00110001	00110110	LDTP	MDR	GET THE LSB DATA
1374.	001705L	00110111	00001100	STB	IMAR, SMR	
	001706L	00110111	01000111			
1375.	001707L	00110111	10001111	LDPT	IMPO, DIMP	AND MORE OF THE SAME
	001710L	00110111	00001001			
1376.	001711L	11010100	00110110	MWAIT	, MEMPF1	
	001712L	11010111	00001001			
1377.	001713L	00110001	00110110	LDPP	IMPO, MDR	GET THE MSB
	001714L	00110111	10001111			
1378.	>001715L	01011001	11111111	BRAX	FETCH	
	>001716L	11001111	11111111			
1379.						
1380.	001717L					* DSTORE SAVE REGISTER PAIR IN MEMORY
1381.						
1382.	001717L	00110001	11011111	LDPP	MDW, IMPI, DIMP	OUTPUT LSB AND POINT TO MSB
	001720L	00110111	00100001			
	001721L	00110111	00001001			
1383.	001722L	00110001	11011111	LDTP	IMPI	
1384.	001723L	11010100	00101100	MWAIT	, MEMPF1	
	001724L	11010111	00001001			
1385.	001725L	00110111	00001100	STB	IMAR	
1386.	001726L	00110111	00100001	LDPT	MDW	OUTPUT MSB
1387.	>001727L	01011001	11111111	BRAX	FETCHW	
	>001730L	11001111	11111111			

1390.					
1391.	001731L				
1392.					
1393.					
1394.					
1395.	001731L	00110001	110.11100	TSTIP	,SWUSER,PSWI
	001732L	01000101	00000100		
1396.	001733L	11010010	00000111	BRA	IVIOL1,FZ
1397.	001734L	01010001	10101011	DLDP1	MAR0,SEBRLS
	001735L	00110111	11000000		
	001736L	01010001	11101111		
	001737L	00110111	11100000		
1398.	001740L	00110001	11011111	LDPP	BASW,IMPI
	001741L	00110111	00000011		
1399.	001742L	00110111	00100001	LDPT	MDW
1400.	>001743L	01011001	11111111	BRAX	FETCHW
	>001744L	11001111	11111111		
1401.					
1402.	001745L				
1403.					
1404.					
1405.					
1406.					
1407.					
1408.	001745L	00110001	11011100	TSTIP	,SWUSER,PSWI
	001746L	01000101	00000100		
1409.	001747L	11010010	00000111	BRA	IVIOL1,FZ
1410.	001750L	01010011	00000001	DOPI	PSWO,OR,SWINTE
	001751L	00110111	10001100		
1411.	001752L	00110111	00000100	LDPT	MODW
1412.	>001753L	01011001	11111111	BRAX	FETCHI,T@,IZ
	>001754L	11001001	11111111		
1413.	>001755L	11001111	11111111	BRA	EIROJ
1414.					
1415.	001756L				
1416.					
1417.					
1418.	001756L	00110001	110.11100	TSTIP	,SWUSER,PSWI
	001757L	01000101	00000100		
1419.	001760L	11010010	00000111	BRA	IVIOL1,FZ
1420.	001761L	01010101	11111110	DOPI	PSWO,ND,-1-SWINTE
	001762L	00110111	10001100		
1421.	001763L	00110111	00000100	LDPT	MODW
1422.	>001764L	01011001	11111111	BRAX	FETCHI
	>001765L	11001111	11111111		

*

BRL:

. 2.20 (072) BRL BASE REGISTER LOAD
 . (IMP 072) BRL BASE <- (SEBRLS) <- R

*

EI:

. 1.05 (050) EI ENABLE INTERRUPTS
 . 5.20 (111 050) EJMP.LSB.MSB ENABLE INTERRUPTS & PC <- NN
 . 7.20 (062 050) EUR ENABLE INTERRUPTS & USER &
 . PC <- (SP+1 | SP); SP <- SP + 2

*

DI:

. 1.05 (040) DI DISABLE INTERRUPTS

1423.
1424. >001766L 01011001 11111111
>001767L 11001111 11111111
1425.
1426. 001770L 01011001 11111111
001771L 11001111 01001001
1427.
1428. 001772L 11111111 11111111
001773L 11111111 11111111
001774L 11111111 11111111
001775L 11111111 11111111
001776L 11111111 11111111
001777L 11111111 11111111
1429. 002000
1430. 000000
1431. 000000
1432. 000000

*
MEMPF1 BRAX MEMPF\$
.
IVIOLI BRAX IVIOL\$
.
TABPAGE PROCL
.
PROCL EN EQU \$-PROCP
USE PROCL
SKIP PROCL EN
END POR

*** ERRORS: D

