

**Burroughs**

**B 5290**

**D I S P L A Y   &  
D I S T R I B U T I O N**

**TECHNICAL MANUAL**



PROPERTY OF AND TO BE RETURNED TO

**Burroughs**

**B 5000 DATA PROCESSING SYSTEM**



















////////// BURROUGHS FIELD ENGINEERING // TECHNICAL MANUAL //

cycle which results in power being disconnected from all units of the system including fans; however, the voltage to the convenience outlets and the -24V to D & D (power sensing) and SPO are controlled by the main wall circuit breaker for the B 5000 Power Supply.

#### Start Clock (DA-56.01.05.0)

The PB switch initiates a clock output which is defined by the DOUBLE-NORMAL-SINGLE switch. It is paralleled by START clock switches located in each Core Memory Unit, and by the Processor Single pulse push button.

#### SWITCHES - TOGGLE

##### Double-Normal-Single (Clock Mode) (DA-56.01.05.0)

The toggle switch allows the selection of the following clock operations which are initiated by the START CLOCK switch:

1. Continuous one megacycle clock pulses.
2. A double pulse clock output.
3. A single pulse clock output.

##### DC Lockout (DA-56.01.05.0)

The toggle switch enables 40 ms slow pull relay K19. This switch also provides the following:

1. An inhibit Master Clock ground level ( $\overline{\text{PGDL}}$ ) to Centrl Control.
2. Core Memory ground level to cycle down Core Memory power.

K19 being energized enables the following:

1. "INHIBIT GROUND" to the base of the +20V Control switch in the B 5370 Power Supply Unit.
2. Inhibits POWER FAIL sense.
3. Establishes Core Memory Power Down delay.

##### Processor 1 Designation (DA-56.01.05.0)

The toggle switch designates either PA or PB as Processor 1 (Control Processor).






FIGURE 2.1-2  
CC MAINTENANCE PANEL  
SCHEMATIC

2.2 PROCESSOR MAINTENANCE PANEL

GENERAL

This subsection describes the Processor Maintenance Panel Indicator Switch Lights and TEST switches. A line drawing of the B 5290 Processor Maintenance Panel is shown in Figure 2.2-1.

Refer to Test and Field Document C11891298, Index Number 4.02.0 for a description of the various Processor registers and their functions.

LOGICAL CONTROL INDICATOR SWITCH LIGHTS (Q REGISTER)

Q01F thru Q09F & Q12F

These flip-flops are used as logical controls for the B 5000 word and character mode operators. Q12F also serves as the True/False Flip-flop (TFFF) and Mark Stack Flip-flop (MSFF).

MWOF

Memory Write Obtained Flip-flop is used to indicate that the information to be stored and its address are in the Memory Information and Memory Address registers respectively.

NSCF

Normal/Control State Flip-flop is used to indicate whether a Processor is operating in the Normal or Control state.

SALF

SUB Level Flip-flop is used to indicate a SUB routine program level of operation.

CWME

Character/Word Mode Flip-flop is used to indicate character or Word Mode program operation.

MISCELLANEOUS LOGICAL CONTROL INDICATOR SWITCH LIGHTS

MRMF

Memory Read Access Flip-flop is used to indicate that the program word requested is in the Memory Information Register.



##### BURROUGHS FIELD ENGINEERING / TECHNICAL MANUAL #####

TOGGLE SWITCHES

Table 2.2-1 lists the Processor Maintenance Panel toggle switches (DA-66.01.25.0 thru 66.01.38.0).

TABLE 2.2-1 TOGGLE SWITCHES

SWITCH NUMBER	ACTION
US01X	INHIBIT COUNT REPEAT FIELD (T) (BY -1, -4, -8)
US02X	INHIBIT COUNT G & H
US03X	INHIBIT COUNT M
US04X	INHIBIT COUNT K, V & N
US05X	INHIBIT COUNT S
US06X	INHIBIT COUNT C
US07X	INHIBIT COUNT L
US08X	INHIBIT RESET AROF
US09X	INHIBIT RESET BROF
US10X	INHIBIT T <-P (L)
US11X	INHIBIT STORE
US12X	INHIBIT IN/OUT
US13X	INHIBIT INTERRUPT
US14X	STOP INSTRUCTION (OPERATOR)
US15X	"STOP CLOCK" - DRIVER
US16X	STOP ON SECL
US17X	STOP ON INTERRUPT (PROCESSOR TYPE)
US18X	STOP WHEN NORMALIZED
US19X	STOP ON J COUNT
US20X - US23X	J CODE SWITCHES
US24X	SINGLE PULSE
US25X	SINGLE PULSE MEMORY WRITE
US26X	INHIBIT RESET "A" MANTISSA
US27X	INHIBIT B02ZD LEVEL
US28X	LOCK UP ON J (US20X - US23X)
US29X	MEMORY LOAD

US01X - Inhibit Count Repeat Field

In TEST position, decrementing of the REPEAT COUNT FIELD in T is inhibited. The following actions will not occur:

1. T[12 thru 7]-1
2. T[12 thru 7]-4
3. T[12 thru 7]-8

US02X - Inhibit Count G and H

This switch in TEST position inhibits incrementing or decrementing of the G and H registers.

BURROUGHS FIELD ENGINEERING TECHNICAL MANUAL

US03X - Inhibit Count M

In TEST position this switch inhibits the incrementing or decrementing of the M register.

US04X - Inhibit Count K, V and N

This switch in TEST position inhibits the incrementing or decrementing of the K, V and N registers; however, these registers may be set or reset.

US05X - Inhibit Count S

This switch in TEST position inhibits incrementing or decrementing of the S register.

US06X - Inhibit Count C

This switch in TEST position inhibits incrementing or decrementing of the C register. This switch in TEST position prevents the fetch of a new program word from memory and the Processor will cycle on the word in P.

US07X - Inhibit Count L

In TEST position this switch inhibits incrementing or decrementing of the L register. This switch locks the Processor on a single operator syllable unless an interrupt is encountered.

US08X - Inhibit Reset of AROF

This switch in TEST position inhibits the -K- inputs to AROF.

US09X - Inhibit Reset of BROF

This switch in TEST position inhibits the -K- inputs to BROF.

US10X - INHIBIT T  $\leftarrow$  P[L]

This switch in TEST position inhibits the fetch transfer of the L syllable from P to T but will not directly inhibit the character transfer from P to T employed within the CALL REPEAT FIELD operator.

US11X - Inhibit Store

When this switch is in TEST, writing of information into memory is inhibited. The memory cycle is simulated as follows:



////////// BURROUGHS FIELD ENGINEERING // TECHNICAL MANUAL //

- 1. E will set normally.
- 2. UMAI51 will come true for all writes (EO8F) which will prevent the memory access.
- 3. DMTOX will be simulated (EO8F • US11X).

All memory reads will occur normally.

US12X - Inhibit In/Out

This switch in TEST position forces Initiate Input/Output operators to become NO OPS.

US13X - Inhibit Interrupt

In TEST position inhibits the set inputs to the UIInFF's.

US14X - Stop Operator

This switch in TEST position provides a level which in conjunction with the Conditional Halt Operator Level (CHPL-2411) and JOOL enables the STOP CLOCK driver UIMCD1. Registers may be set or cleared manually during this interval and Processor operation will resume when the clock is restarted.

When this switch is in NORMAL position and a CONDITIONAL HALT OPERATOR is encountered, the Processor executes a NO OP and proceeds with the next operator in sequence.

US15X - Stop Clock

In TEST position this switch enables the STOP CLOCK driver UIMCD1 which inhibits the clock driver in Central Control.

US16X - Stop Exit

In TEST position this switch stops the clock with the clock pulse gated by SECL by enabling the STOP CLOCK DRIVER UIMCD1.

US17X - Stop On Interrupt (Processor Type)

This switch in TEST position enables the STOP CLOCK driver UIMCD1 when any one of the UIInFF's is set.

US18X - Stop Normalized

This switch in TEST position enables the STOP CLOCK driver UIMCD1 when both operands are aligned.



AAAAAAAAA BURROUGHS FIELD ENGINEERING AAAAA TECHNICAL MANUAL AA

#### US28X - LOCK UP ON J

This switch when used in conjunction with US20X thru US23X during a TEST operation inhibits further alteration of the J count when a predetermined value of J has occurred.

#### US29X - Memory Load

A memory load from the B register occurs when this switch is in TEST and the single pulse memory switch (US25X) is pressed.

#### SWITCHES - PUSH BUTTON

The register clear PB's do not interrupt the system clock or unit B0 and line clock drivers. Therefore, these clear PB's should be used only when the clock mode switch is in either the single or double pulse position, or the HALT condition exists. (STOP CLOCK driver UIMCD1 is enabled).

#### CAUTION

It was not intended that the various clear buttons on the Processor Maintenance Panel be used during NORMAL clock mode operation of the system. Indiscriminate depression of the UNIT CLEAR button and the various register clear buttons should be avoided.

#### Register Clear PB's

Each Processor Register has an associated CLEAR push button which is located on the same plane and on the extreme right of the display panel.

#### Unit Clear

The Processor Unit clear push button causes all Processor logical toggles to be cleared.

#### CAUTION

If this button is depressed while the clock is running and an interrupt bit is set, memory can be flushed with zeros. The same undesirable result occurs if an interrupt bit is set after the UNIT CLEAR button is depressed.

#### Bit Reset

If the Bit Reset PB switch is held depressed, depressing any one of the switch indicators on the Processor Maintenance Panel clears the corresponding flip-flop and indicator.







FIGURE 2.2-1  
PROCESSOR DISPLAY PANEL

# PROCESSOR



POWER SENSE PANEL (D & D)

# PROCESSOR

# PROCESSOR DISPLAY

# PROC

PROCESSOR




FIGURE 2.2-2  
PROCESSOR MAINTENANCE PANEL  
SCHEMATIC





TABLE 2.3-1 RESULT DESCRIPTOR ERROR AND CONTROL FIELD

I/O DESCRIPTORS	STANDARD ERROR FIELD				SPECIAL ERROR FIELD		
	16	17	18 NOT READY	22 MEMORY ADDRESS	19	20	21
PRINTER	X	X	X	X	PARITY-MEM TO I/O	PRINT CHECK PREVIOUT LINE	END-OF-PAGE
DRUM WRITE	X	X	X	X	PARITY-MEM TO I/O		LOCKOUT
DRUM READ	X	X	X	X	PARITY-DRUM TO I/O		
CARD INPUT	X	X	X	X	INVALID CHARACTER	READ CHECK	END-OF-FILE
CARD OUTPUT	X	X	X	X	PARITY-MEM TO I/O	PUNCH ERROR	
MAG. TAPE READ	X	X	X	X		PARITY-TAPE TO I/O	END-OF-FILE
MAG. TAPE WRITE	X	X	X	X	PARITY-MEM TO I/O	READ-BACK PARITY	END-OF-TAPE
				*SEE D20		*WRITE LOCKOUT (D20 & D22)	
SUPV. PRINTER	X	X	X	X	PARITY-MEM TO I/O		
KEYBOARD	X	X	X	X	PARITY-MEM TO I/O	PARITY OR OPERATOR ERROR	
PAPER TAPE READ	X	X	X	X	PARITY IN READER	BEGINNING OF TAPE	END-OF-TAPE
PAPER TAPE WRITE	X	X	X	X	PARITY-MEM TO I/O		LOW TAPE

MAGNETIC TAPE FLIP-FLOPS

BKWF

The Backward Drive Flip-flop controls Backward Tape Drive.

FWDF

The Forward Drive Flip-flop controls Forward Tape Drive.

IMFF

The Information Flip-flop stores the fact that one of the Information Density Multi's (IM1M or IM2M) has been set.

IMIF

The Information Index Flip-flop in conjunction with IMFF synchronizes the indexing logic with the one megacycle clock.

PUCF

The Pile Up Control Flip-flop indicates that the Information Buffer contains a character which is to be shifted to the "W" register.

AAAAAAAAA/BURROUGHS FIELD ENGINEERING/AA TECHNICAL MANUAL AA

RCNF

The Record Control Flip-flop indicates that the body of a record is being read from tape.





^^^BURROUGHS FIELD ENGINEERING^^^TECHNICAL MANUAL^^^

from the word register. It is also used at SC-00 time to allow sequential checking of trunk availability and unit busy.

#### EXNF

External Control Flip-flop serves as a logical toggle to indicate when an I/O descriptor has been obtained. It also is used during the following peripheral unit operators.

1. Card Punch
2. Inquiry
3. KB
4. Printer - 650 LPM
5. Tape Write (Magnetic)

#### HOLF

Holdover Flip-flop is used in conjunction with STRF to allow transfer of information between units performing asynchronous operations.

#### LCHF

Last Character Flip-flop.

#### MANF

Memory Access Needed Flip-flop indicates that a memory access is requested by this I/O unit.

#### MAOF

Memory Access Obtained Flip-flop indicates the information and its Core Memory address are in the Memory Information Register and the Memory Address Register, respectively.

#### OBCF

Output Buffer Call Flip-flop indicates that new information is to be shifted to the Output Buffer register.

#### SC1F thru SC8F

The Sequence Counter consists of four flip-flops which can total any value from 0  $\Rightarrow$  15. It is used to control the sequence of I/O operations.



^^^BURROUGHS FIELD ENGINEERING^^^TECHNICAL MANUAL^^^

if the sequence counter is equal to zero and the Logical/Remote switch is in LOCAL.

#### SWITCHES - TOGGLE

Refer to I/O TM5283.51, Section 2.4, Maintenance Aids, for information relative to the use of the I/O maintenance switches.

#### I/O MAINTENANCE PANEL SCHEMATIC

Figure 2.3-2 is a schematic of the I/O Maintenance Panel. Refer to Figure 4.3-1, Assembly and Disassembly, for the physical location of components.




FIGURE 2.3-2  
I/O MAINTENANCE PANEL  
SCHEMATIC



^^^^^^^BURROUGHS FIELD ENGINEERING^^^^^TECHNICAL MANUAL^^^^^^

2.4 POWER FAIL AND POWER SENSE PANEL

GENERAL

A line drawing of the B 5290 Power Fail Display Panel is shown in Figure 2.4-1. Refer to TM B 5370.51, Sections 2 and 6 for troubleshooting and circuit discription.




FIGURE 2.4-1 POWER FAIL DISPLAY PANEL

POWER FAIL DISPLAY PANEL

Power Fail Indicators

The Power Fail Indicators remember power failures through the actuation of latching relays supplied by -24V. Power failures are defined by the following:

**CABINET** - These indicators are used to localize a -12V, -4.5V, and a -1.2V failure to a particular cabinet.

**VOLTAGE** - These indicators are used to show a voltage failure in +20V, +100V, -12V, -4.5V, and -1.2V. The +20V and +100V indicators are used for the entire system and are not associated with the cabinet indicators.

^^^BURROUGHS FIELD ENGINEERING^^^TECHNICAL MANUAL^^^

OVER/UNDER - These indicators are used to show an over/under voltage condition in the +20V, +100V, -12V, -4.5V and -1.2V supplies.

AMP - This indicator shows an excess current condition in the -12V supply of any one of the cabinets.

TEMP - This indicator shows the sensing of an overheat condition by a cabinet thermostat.

PWR - This indicator shows the sensing of an overheat condition in the Power Supply Cabinet.

SWITCH - P.B.

Clear P.B.

The Clear Push Button is used to open the -24V circuit to the power fail latching relays.

2.5 INDICATOR SWITCH LIGHT ASSEMBLY

Refer to Figure 2.5-1 for Indicator Switch light pin numbering and connections. Refer to Section 6 for circuit description.




FIGURE 2.5-1 INDICATOR SWITCH LIGHT SOCKET

Refer to Figure 2.5-2 for Indicator Switch Light schematic. Refer to Figure 4.4-1 for view of Switch-Light Driver Assembly.





FIGURE 2.5-2 INDICATOR SWITCH LIGHT SCHEMATIC

2.6 RELAYS

POWER CONTROL


The Power Control Panel Relays are shown in the following figures.



COIL CHARACTERISTICS

**COIL RESISTANCE:** 300 OHMS ± 10 PERCENT @ 25° C.  
**OPERATING CURRENT:** .080 AMPS NOMINAL.  
**OPERATING VOLTAGE:** 12V DC.

✓ FIGURE 2.6-1 K13, 18, 19, 16 (S-11036969)



COIL CHARACTERISTICS

**COIL RESISTANCE:** 500 OHMS ± 10 PERCENT @ 25° C.  
**OPERATING CURRENT:** .048 AMPS NOMINAL.  
**OPERATING VOLTAGE:** 24V DC.

FIGURE 2.6-2 K14 AND K15 (S-11895380)

^^^ BURROUGHS FIELD ENGINEERING ^^ TECHNICAL MANUAL ^^




FIGURE 2.6-3 K17 (S-11895398)

Refer to Section 5, Figure 5.2-2 for physical location of the above relays.

Refer to Technical Manual B 5370.51, Sections 2 and 6 for Troubleshooting and Circuit Analysis.

FIGURE 2.6-4  
✓(NO LONGER APPLICABLE)

POWER FAIL RELAYS

The Power Fail relays are mounted four to a paralalled plate package. The location of these KPK relay packs is shown in Figure 5.5-2.

SYSTEM CLEAR RELAY

The System Clear Relay may be energized by the CC Master Clear switch, or by the Load switches located on the CC Maintenance Panel and Operators Console Display Panel. Refer to Figure 2.1-2 for circuit wiring. Refer to Figure 4.1-1 for physical location. Refer to Figure 2.6-5 for relay characteristics.




FIGURE 2.6-5 SYSTEM CLEAR RELAY

NOTE: This page replace Page 2.6-3 dated February 2,1964



## WIRE WRAP TOOL (P/N 11838042)

The wire-wrap tool is a hand-wrapping tool and is shown in Figure 2.7-2. The tool will wrap a standard field change wire (24 guage).




FIGURE 2.7-2 WIRE WRAP TOOL

Figure 2.7-3, A through F, shows the steps used to wrap a connection. To wrap a new wire, proceed as follows:

1. Remove the insulation from the end of the wire. Approximately 1 1/4" of wire is required for a six-turn connection of 24-guage wire.
2. Place the tool over the wire as shown in Figure 2.7-3B.
3. Anchor the wire as shown in Figure 2.7-3C and insert the tool over the pin as shown in Figure 2.7-3D.
4. Rotate the tool in a clockwise direction. The wire will wrap around the pin as shown in Figure 2.7-3E and Figure 2.7-3F. Too much pressure will cause the wire to bunch.




FIGURE 2.7-3 WIRE WRAPPING

AAAAAAAAA**BURROUGHS FIELD ENGINEERING** AAAAA**TECHNICAL MANUAL** AA

The following should be used as a guide when installing FCNs, or when making wire wrap changes in the field.

1. Number of turns - The minimum number of turns (per connection) of bare wire is FIVE, and the maximum number is SEVEN. The maximum number of turns of insulation preceding the bare wire is THREE for any connection.
2. Insufficient Insulation - Wire insulation shall be no greater than 1/32" from wire wrap connections.
3. Wire and Terminal Contact - The bare wire and terminal must make contact on all corners following the point at which the origin of the number of turns is counted.
4. Separation of Turns - Turns may have a maximum separation of 1/2 the thickness of wire being used to make the wrapped connection.
5. Excessive Tail Wire - The wire tail shall be constructed as being "That end of bare wire which follows the last wrap." That wire tail shall be paralleled to the terminal surface within 1/32".
6. Overlapping of Turns - This condition is caused when succeeding wraps overlap the ones previously made. If this condition exists, it will be necessary to make a new connection.
7. Clearance - There shall be at least 1/32" clearance between grid pattern connections, terminals, bare wire or components.
8. Height - The maximum clearance between the connector block and the first turn of the first connection shall be 1/16".
9. Height for Single Wire Wrap - The maximum height for a single wire wrap shall be 1/4".
10. Height for Two Wire Wraps - The maximum height for two wire wrap connections shall be 1/2".
11. Unwrapping - The wire wrap connection shall be capable of being unwrapped from the wire wrap terminal without breaking. The unwrapping operation shall be done with a standard unwrapping tool only, so as to insure the life of the wire wrap terminal.
12. Wire Re-use - IF A WIRE WAS PREVIOUSLY WRAPPED, THE PORTION OF THE WIRE WHICH WAS WRAPPED CANNOT BE USED AGAIN. If the old wire is not long enough to strip off enough insulation to permit another wrap, a new wire must be routed in its place. Soldering a wire wrapped connection directly at the wire wrapped terminal shall not be permitted at any time.





2.8 PRECAUTIONS

- 1. Do not use a battery-buzzer for continuity checking. The buzzer current exceeds the maximum current rating for diodes and transistors.
- 2. Do not use the first two low scales (X1 or X10) on the Triplet ohmmeter for continuity checking. For these scales, the meter current exceeds the maximum current rating for diodes and transistors.
- 3. Do not remove packages or diode sticks when Power is Up.
- 4. Care must be taken when using Scope or Jumper Clip Leads to prevent touching adjacent pins. Use Minigator Clips with insulators or the Wire Wrap Pin Probe Tip (Part No. 11838547).
- 5. Use extreme caution when working on the plug-in side of the panels. Avoid hitting packages when moving the scope.
- 6. Do not attempt to force a TRUE level with -12V.
- 7. A ground jumper may be used to force a FALSE level.

NOTE

Connect clip to the point to be grounded prior to making ground connection.

- 8. Do not pull Cable Plugs with POWER ON.
- 9. Only soldering irons that have an isolation transformer may be used.
- 10. Scope ground - To prevent ground loops and noise interference use only the ground clip on the scope probe. Attach it to a suitable ground as near as possible to the point being observed.

2.9 RIN INDEX

RIN INDEX FOR THE B 5290 DISPLAY & DISTRIBUTION UNIT (11858230)

RIN NO.	INSTAL. TIME IN HOURS	PRE-REQUISITE	UNITS EFFECTED	DESCRIPTION
5003	2.5		102 ⇒ 143	Install a DC Power On Time Meter and System Clear on DC Power UP sequence.
5003S1	1.5	5003	102 ⇒ 143	(same as 5003)
5009	1.5		102 ⇒ 143	Replacement of the interlock switch in order to obtain a positive, reliable operation.
5010	2.0		102 ⇒ 143	Installation of adhesive identification labels on each cable connector.
5016	1.0		102 ⇒ 143	B 5000 interim test routines revision.
5025	1.0		102 ⇒ 143	Removal of "Master Clear" line termination circuit, plus relocation of bit reset isolation resistor.
5025S1	0.5	5025	102 ⇒ 143	(same as 5025)
5026	0.5		102 ⇒ 143	Prevent Power Interlock Level from turning power down.
5029	0.5		102 ⇒ 143	Installation of cable supports to prevent pinching of cables.
5030	0.5		102 ⇒ 143	Change D&D Panel - connector "D" silk-screening.
5037	1.0		102 ⇒ 143	Install cover over power sense panel.
5039	1.0		102 ⇒ 143	Issue updated and new Test Routines and Card Decks.
5039S1	0.5	5039	102 ⇒ 143	Revise TR5222A.
5039S2	0.5	5039	102 ⇒ 143	TR5206 - Cards 011 and 027 corrections.
5058	1.0		102 ⇒ 143	Release - TR5560A, TR5559A and TR5903. Revision - TR Manual and TR5557.
5059	1.5		102 ⇒ 143	Inhibit occasional short between -100V and +100V, when depressing the BIT RESET button.

^^^BURROUGHS FIELD ENGINEERING ^^ TECHNICAL MANUAL ^^

RIN NO.	INSTAL. TIME IN HOURS	PRE- REQUISITE	UNITS EFFECTED	DESCRIPTION
5069	1.0		102 ⇒ 143	Revised TR5206 and TR5230, plus revision to the Test Routine Manual.
5077	0.5		102 ⇒ 155	TR5558A revised to B revision.
5089	1.0		102 ⇒ 155	Installation of diode across coil of K19 to limit voltage spike.
5094	4.0		102 ⇒ 155	Plug-in heatsink replacement to prevent the shorting of the collectors in common heatsink.
5094S1	1.0		102 ⇒ 155	Supply transistors for installation of RIN 5094.
5101	1.0		102 ⇒ 155	TR5340 "D" to "E" revision. Improved check on punched card information.
5114	1.0	5113	102 ⇒ 155	Removes -4.5V and adds ground to the Clock Control toggle switch.
5118	2.0		102 ⇒ 155	Installation of hinges on D&D Front Skin Assembly.
5121	0.5		102 ⇒ 155	Revised program for Marginal Test Tape which includes 18 increments and history file.
5122	1.5		102 ⇒ UP	Neon interlock removal to prevent setting random bits in the Central Control Interrupt Register.
5126	0.5		102 ⇒ UP	Revised B 5000 System Special Instruction Book.
5131	0.5		102 ⇒ UP	Addition of a register to eliminate erroneous set of the Halt Flip-flop.

### SECTION 3

#### ADJUSTMENTS

No adjustments are necessary on the Display and Distribution Unit.

## SECTION 4

### ASSEMBLY AND DISASSEMBLY

#### 4.1 CC MAINTENANCE PANEL

##### COMPONENT LOCATION

Refer to Figure 4.1-1 for CC Maintenance Panel Component location.

##### CIRCUIT FUNCTIONS

Refer to Figure 2.1-2 for Circuit Functions.





FIGURE 4.1-1  
CC MAINTENANCE PANEL  
REAR

4.2 PROCESSOR MAINTENANCE PANEL

COMPONENT LOCATION

Refer to Figure 4.2-1 for Processor Maintenance Panel component location.

CIRCUIT FUNCTIONS

Refer to Figure 2.2-2 for Circuit Functions.






FIGURE 4.2-1  
PROCESSOR MAINTENANCE PANEL  
PEAR

4.3 I/O MAINTENANCE PANEL

COMPONENT LOCATION

Refer to Figure 4.3-1 for I/O Maintenance Panel Component location.

CIRCUIT FUNCTIONS

Refer to Figure 2.3-2 for Circuit Functions.






FIGURE 4.3-1  
I/O MAINTENANCE PANEL  
REAR

4.4 IND. SW-LIGHT DRIVER ASSEMBLY

Refer to Figure 4.4-1 for a line drawing of an Indicator Switch Light Driver Assembly. Refer to Figure 2.5-1 for socket pin numbering.

The Indicator Switch Light Removal Tool P/N 11869382 is to be used for the removal and replacement of this unit.




FIGURE 4.4-1 INDICATOR SWITCH LIGHT DRIVER ASSEMBLY





^^^^^^BURROUGHS FIELD ENGINEERING^^^^^^TECHNICAL MANUAL^^^^^^

#### 4.7 PINS IN WINCHESTER PLUG

The pins in the Winchester plugs are held in place by a circular spring clip which clips on at the approximate center of the pin. When the pin is fully inserted, the spring clip expands into a groove in the block. This holds the spring in place.

#### REMOVAL

1. Obtain the cable-pin removal tool (P/N 11838067).
2. Slide the removal tool over the end of the pin until contact is made with the spring clip. Do not put any side strain on the removal tool since there is danger of breaking it. Applying slight pressure to the tool should cause the pin to become free.

#### REPLACEMENT

1. Use a crimper to connect the pin to its wire.
2. Insert the pin into the plug using the cable-pin insertion tool (P/N 11838075). Take care not to damage the spring clip.

SECTION 5

INSTALLATION

5.1 UNIT PLACEMENT

Refer to Figure 5.1-1 for the B 5290 unit placement within a maximum B 5000 system.



FIGURE 5.1-1 UNIT PLACEMENT








FIGURE 5.2-1 D & D POWER DISTRIBUTION - REAR




FIGURE 5.2-2  
D&D POWER DISTRIBUTION  
FRONT

5.3 GROUND, FAN AND CONVENIENCE CABLE DISTRIBUTION

Install cables as listed in the following tables.

TABLE 5.3-1 D & D GROUND AND FAN CABLES

CABLE NO.	FUNCTION	FROM		TO		VIA TRAY
		UNIT	CONNECTOR	UNIT	CONNECTOR	
25-10	CABINET GROUND (#4 AWG)	D & D	FRAME	D & D	DF GROUND	NT
234	115VAC FAN DISTRIBUTION (#12 AWG)	D & D	DF P1 01/02	D & D	FA K1 06/07	NT

**NOTE:** INTERCABINET GROUND STRAPS SHOULD BE CONNECTED WHEN THE CABINET FRAMES ARE BOLTED TOGETHER.

TABLE 5.3-2 D & D TO CC - FAN CABLE

CABLE NO.	FUNCTION	FROM		TO		VIA TRAY
		UNIT	CONNECTOR	UNIT	CONNECTOR	
225	115VAC FAN INPUT (#12 AWG)	D & D	FA K1 06/07	CC	FA K1 06/07	NT

TABLE 5.3-3 D & D TO I/O SS - FAN CABLE

CABLE NO.	FUNCTION	FROM		TO		VIA TRAY
		UNIT	CONNECTOR	UNIT	CONNECTOR	
228	115VAC FAN INPUT (#12 AWG)	D & D	FA K1 06/07	I/O-SS	FA K1 06/07	NT

TABLE 5.3-4 D & D TO ALL UNITS - CONVENIENCE OUTLETS

CABLE NO.	FUNCTION	FROM		TO		VIA TRAY
		UNIT	CONNECTOR	UNIT	CONNECTOR	
231	115VAC CONVENIENCE CIRCUIT (#12 AWG)	D & D	DF P1 03/04	ALL UNITS	HBL1/L2 01/02	NT

TABLE 5.3-5 D & D TO DRUM S/S - GROUND CABLE

CABLE NO.	FUNCTION	FROM		TO		VIA TRAY
		UNIT	CONNECTOR	UNIT	CONNECTOR	
25-15	CABINET GROUND	D & D	DF GROUND	DRUM-SS	DRUM CABINET GROUND	NT





////////// BURROUGHS FIELD ENGINEERING ////////// TECHNICAL MANUAL //////////




FIGURE 5.5-1 D & D GATE A & B CABLE LOCATOR









5.7 ADDING ADDITIONAL D & D GATE

INTRODUCTION

It is Field Engineering's responsibility to install and checkout any D & D Display Panels which may be added to the system whenever a customer's needs require additional units.

This section outlines the procedure for installing and checking out these additional units.

INNER GATE INSTALLATION

Mounting Gate

Gates A and B are located as shown in Figure 5.7-1.

Figure 5.7-1 shows the location of each part used in mounting the gates.

Use Figure 5.7-1 and the following instructions to facilitate mounting the new unit. Numbers in brackets (NO.) refer to parts location shown in circles in Figure 5.7-1.

NOTE

Due to the weight of the gate complete with panels and packages it is advisable to remove at least two panels (if shipped complete) prior to installation.

1. Open the outer gate to a 90° angle with the front of the cabinet.
2. Place blocks under the gate to support it while removing the upper door hinge mounting (2).
3. Remove upper dowel pin (1).
4. Place the top inner gate bracket (11) into position and replace upper dowel pin (1) through the bracket into the outer gate.
5. Replace the upper door hinge mounting (2).
6. Remove the lower door hinge mounting (6).
7. Using a suitable lever (2 x 4, crowbar or pinch bar) lift the outer gate at the same time moving the bottom toward the center of the cabinet. Remove the lower dowel pin (3), thrust washers (4) and spacer (5).
8. Place the bottom inner gate bracket (12) on the lower dowel pin with 1 thrust washer (4a) above and below the bracket. Insert the dowel pin into the bottom of the gate.




FIGURE 5.7-1 INNER AND OUTER GATE ASSEMBLIES



## SECTION 6

## CIRCUIT ANALYSIS

6.1 NEON SWITCH - DRIVER INDICATOR

## NEON DRIVER ASSEMBLY (FIGURES 6.1-1 AND 6.1-2)

The neon driver, neon indicator, and set switch are all included in one self-contained assembly. This method of assembly saves space and simplifies the wiring as compared to having the drivers mounted on separate cards. The neon driver furnishes power to light the neon, yet is a very small load on the FF. The neon will light when its flip-flop is in the ON state. A SPDT switch is included for setting the flip-flop on or off, and for clearing.

The neon driver (ND) consists of a single transistor (Figure 6.1-1). Pin 7 of the ND is connected to pin 22 of a flip-flop. If the flip-flop is off, pins J-0/5, W-0/5 will be false or zero volts; the base of the driver transistor will be false; therefore the transistor will be cut off. Pin 4 is -120V and goes to the neon through a 200K resistor. The other terminal of the neon is connected to the transistor, and through a 22K resistor to -100V on pin 5. With the transistor cut off, there will be a 20V difference across the neon. A NE-2E neon requires about 70V to fire, so the neon will be off.

If the flip-flop is on, pins J-0/5, W-0/5 will be true; the base of the driver transistor will be true and the driver will be conducting. Current can now flow from -120V, through the 200K resistor, the neon, and the driver transistor to -1.2V. This, in effect, puts -120V on one side of the neon circuit and -1.2V on the other, and the neon will be on.

Figure 6.1-2 is a simplified diagram of how the neon set switch is connected. As used in this system, the switch has three functions: to set, reset, or clear a flip-flop.

To set a flip-flop, the Master Set/Reset switch must be in the Set position. This will make +100V available at the N/O contact (Pin 6) of the neon switch. When the switch is closed, the positive voltage will go through pin 2 to the base of Q4 in the flip-flop. This positive voltage will turn Q4 off. When Q4 is off, the flip-flop is in the ON state.

To turn the flip-flop OFF, the Set/Reset switch must be in the reset position. This makes -100V available to the N/O contact. When the switch is closed, this negative voltage will go to the base of Q4, turning it on. When Q4 is on, the flip-flop is off, or reset.

The Master Clear switch is connected to pin 9 of all the neon indicators. When the Clear switch is closed, -100V goes through the N/C contacts of the neon switches to the base of Q4. The flip-flops will all be reset or cleared.

▲▲▲▲▲BURROUGHS FIELD ENGINEERING ▲▲▲▲▲TECHNICAL MANUAL ▲▲▲▲▲

The high voltages used in this circuit (-100V and +100V) are necessary because of the high-impedance load. The input to the flip-flop is through a 51.1K resistor. This high impedance will help isolate the base of the flip-flop transistor from any noise picked up on the line going to the neon switch.





FIGURE 6.1-1 NEON DRIVER ASSEMBLY

^^^BURROUGHS FIELD ENGINEERING^^^TECHNICAL MANUAL^^^




FIGURE 6.1-2 NEON DRIVER ASSEMBLY SET SWITCH



^^^^^^BURROUGHS FIELD ENGINEERING^^^TECHNICAL MANUAL^^^^^^

## 6.2 SWITCH L

### INTRODUCTION

The switch is an active element in current steering diode logic circuitry. Switches are used for power gain (DC restoration) or logic inversion. Because of the circuit and logical requirements (i.e., load handling and switching speed), three types of switch circuits and parallel plate packages are required. There are five individual switch circuits in each parallel plate package, and they are all of the same type. The three types are: Low Speed, High Speed-High Current, and High Speed-Low current.

### LOW SPEED (LS) - DRAWING C-77172

The circuit of Figure 6.2-1 is the first switch circuit on drawing C-77172 and is connected to representative input and output circuitry.

CR26 and CR1 are Type 5 diodes (stabistors). The stabistor is a silicon diode that maintains a forward drop of .5V to .7V for currents of 100  $\mu$ a to 1 ma, respectively. The combined forward drops across CR26 and CR1 establishes 1V of cutoff bias or noise threshold when the input is false. A false input is established when QX of the driving element is conducting (in saturation). QX shunts the current through Rg away from the input terminal. The false input voltage is the forward drop across X1 plus the collector voltage of QX less the forward drop across X2. By specification, the forward drop across X1 can be no more than .3V. Likewise, the collector voltage of QX can be no more than .3V. The forward drop across X2 is .1V. Therefore, the input voltage (false) is a maximum of -.5V. Ideally, the false input voltage for this gate configuration is -.2V to -.3V.

With a -.3V to -.5V input, and an assumed ICBO of 20  $\mu$ a, approximately 140  $\mu$ a is flowing through X2, CR26, CR1, and R2 to the +20V Supply. This is sufficient current to maintain .5V across the stabistors. Q1 is held cutoff by the +.8V to +.5V at its base. The voltage at the collector of Q1, and the output is very close to -12V. When Q1 is cutoff, the current through R24 is due to ICBO in Q1 and the reverse currents in X3, X4 and X5. These currents are in the order of microamperes and produce a very small drop across R24. A voltage more negative than -3V is "true". Therefore, the output is true. The input is inverted.

The resistance of base-resistor R2 is selected to provide a balance between two circuit requirements.

1. Temperature stability gained by providing a minimum resistance path for ICBO.
2. Prevent shunting more than 180  $\mu$ a of the available base drive when the switch is on (Q1 conducting).

A true input is produced when QX is cut off. This back biases X1 and causes the current through Rg to be steered into the switch. The input terminal tries to go to -9V, but the forward-biased base-emitter junction of Q1 clamps the input






FIGURE 6.2-1 LOW SPEED SWITCH

^^^BURROUGHS FIELD ENGINEERING^^^TECHNICAL MANUAL^^^

6.3 KPK RELAY

Refer to TM B 5370.51, Section 6.19-1 for circuit analysis of package 11900453.

SECTION 7

FUNCTIONAL DESCRIPTION

7.1 GENERAL

In order to provide maintenance facilities for the field engineer and permit the programmer to have access to the various flip-flops of the system for debugging of machine routines, the neon indicators and maintenance control switches have been grouped together in the Display and Distribution Cabinet.

This cabinet contains a display panel for each of the two Processors, four Input-Output units and Central Control.

The front of the cabinet has two swinging racks. The first rack contains a panel for Central Control, Processor A, I/O-1 and I/O-2. This will provide panels for a basic system. If a larger system is used, the second rack holds the panels for Processor B, I/O-3 and I/O-4. In the rear of the cabinet is a fixed panel which is used as a terminal board in connecting the Power Supply to the system. Cable connections are also provided for peripheral equipment.

The Power Fault Panel is located on the bottom of the first gate to provide an indication of Power Supply troubles.

The cabinet has a cover which must be removed for access to the panels. An interlock switch removes the voltage from the neon indicators when the cover is installed.

Refer to Section 2 for a description of the indicators and switches associated with each maintenance panel.