

<b>bcc</b>	<b>title</b>	<b>prefix/class-number.revision</b>	
	READ ONLY MEMORY BIT ASSIGNMENT	ROMBA/S- 20	
	<b>checked</b> <i>C. Macher</i>	<b>authors</b> Don Dodge <i>Don Dodge</i>	<b>approval date</b> 10-9-69
<b>checked</b>	<b>revision date</b>		
<b>approved</b> <i>John T. Guatre</i>		<b>classification</b> Specification	<b>pages</b> 2
		<b>distribution</b> Company Private	

**ABSTRACT and CONTENTS**

This document specifies the bit assignment on the ROM boards, and with which clock, K2 or K3, they are loaded into the I register.

READ ONLY MEMORY BIT ASSIGNMENT

∅	MC∅	K2	22	C(4)	K3
1	MC1	K2	23	C(5)	K3
2	MC2	K2	24	C(6)	K3
3	MC3	K2	25	C(7)	K3
4	MC4	K2	26	C(8)	K3
5	MC5	K2	27	C(9)	K3
6	MCONT∅	K3	28	C(1∅)	K3
7	MCONT1	K3	29	C(11)	K3
8	B(∅)	K3	3∅	C(12)	K3
9	B(1)	K3	31	C(13)	K3
10	B(2)	K3	32	C(14)	K3
11	B(3)	K3	33	C(15)	K3
12	B(4)	K3	34	C(16)	K3
13	B(5)	K3	35	C(17)	K3
14	B(6)	K3	36	C(18)	K3
15	B(7)	K3	37	C(19)	K3
16	B(8)	K3	38	C(2∅)	K3
17	B(9)	K3	39	C(21)	K3
18	C(∅)	K3	4∅	C(22)	K3
19	C(1)	K3	41	C(23)	K3
2∅	C(2)	K3	42	IHR	K2
21	C(3)	K3	43	TCX	K3

44	TCY	K3	66	RRNØ	K2
45	TSPY	K3	67	RRN1	K2
46	THY	K3	68	RRN2	K2
47	TXW	K3	69	LRNØ	K3
48	TYW	K3	70	LRN1	K3
49	TAX	K3	71	LRN2	K3
50	LOC	K2	72	LMX	K3
51	SSPØ	K2	73	LMY	K3
52	SSP1	K2	74	LQX	K3
53	SSP2	K2	75	LQY	K3
54	SSP3	K2	76	LZX	K3
55	SSP4	K2	77	LZY	K3
56	SSP5	K2	78	BLØ	K2
57	TOSY	K3	79	BL1	K2
58	LRØ	K3	80	BL2	K2
59	LSPX	K3	81	BL3	K2
60	MSØ	K2	82	BRØ	K2
61	MS1	K2	83	BR1	K2
62	MS2	K2	84	BR2	K2
63	MS3	K2	85	BR3	K2
64	MS4	K2	86	VCY'	K3
65	MS5	K2	87	DGO	K3
			88	TE1Y	K3
			89	TE2Y	K3