







```

rF           .Equ    $F           ;working register F

Hi_Rwi_Reg   .Equ    $20         ;holds cylinder value for RMI and PC
Lo_Rwi_Reg   .Equ    $21

PSector      .Equ    $22         ;last physical sector
Free_Slftst  .Equ    $23         ;pointer to self test routine

Excpt_Status .Equ    $24         ;exception status register
Recovery     .Equ    $80         ;global recovery bit { active hi }
SprTbl_Warn  .Equ    $40         ;spare table has is almost full
Buf_Damage   .Equ    $20         ;StMach entry buffer is not zero
PwrRst       .Equ    $10         ;Widget was power reset
NZero_Stat   .Equ    $08         ;last system status was non-zero
Led_Stat     .Equ    $01         ;state of LED on controller

Slftst_Result .Equ    $25        ;results of self test
Ram_Fail     .Equ    $80         ;writeable memory failure
Eprom_Fail   .Equ    $40         ;Eprom checkbyte mismatch
Disk_Speed   .Equ    $20         ;Disk not up to speed
Servo_Fail   .Equ    $10         ;Servo is not healthy
Sector_Cnt   .Equ    $08         ;Not enough sectors!
State_Fail   .Equ    $04         ;State machine not healthy
Rw_Fail      .Equ    $02         ;can't read/write!
No_SprTbl    .Equ    $01         ;No Spare Table found!

RdStat       .Equ    $26         ;status of last read operation
RdErrCnt     .Equ    $27         ;number of retries of last read
WrStat       .Equ    $28         ;status of last write operation
WrErrCnt     .Equ    $29         ;number of retries of last write
SeekCount    .Equ    $2A         ;number of seeks since last arm swing

PwrFlg0      .Equ    $2C         ;power on flag
PwrFlg1      .Equ    $2D
PwrFlg2      .Equ    $2E
PwrFlg3      .Equ    $2F

Dmt_Counter  .Equ    $36         ;double register counter
Scr_Cntr     .Equ    $38         ;double register counter

Cur_Cyl     .Equ    $50

Cylinder     .Equ    $52
Head         .Equ    $54
Sector       .Equ    $55

DiskStatus   .Equ    $56         ;current state of some disk params
On_Track     .Equ    $80         ;software 'on-track' flag
RdHdrRecal   .Equ    $40         ;read the header after a recal operation
Wr_0p        .Equ    $20         ;current access is for a write
Parked       .Equ    $10         ;heads are currently parked
Long_Seek    .Equ    $08         ;do 2 small seeks for 1 long one
MultiBlk     .Equ    $04         ;MultiBlock semaphore
SeekComplete .Equ    $02         ;head/arm is not in motion
Offset_On    .Equ    $01         ;Auto_Offset is currently on

Seek_Type    .Equ    $57         ;Seek w/wo Auto-Offset
Data_Type    .Equ    $58         ;Spare Table or User Block
Unused_Reg   .Equ    $59         ;reflection of bank register

BlkStat      .Equ    $5A         ;current state of cache logical block
CachSeek     .Equ    $80         ;a seek is needed for this block
CachHdChg    .Equ    $40         ;a head change is needed for this block

```





```

;> Control Register 245 ( $F5 ): T0 Prescaler Load Register ( Pre 0 )
;>     { Same as Pre 1, but no external clock }

;> Control Register 246 ( $F6 ): Port 2 Mode ( P2m )
;> When a bit of P2m is set, the corresponding bit in Port 2 is defined
;> as an input, if reset then the corresponding bit for Port 2 is
;> defined as an output.

;> Control Register 247 ( $F7 ): Port 3 Mode ( P3m )
Open_Drain .Equ $00
Totem_Pol  .Equ $01
B2_5_lo    .Equ $00           ;Bit 2=input, Bit 5=output
B2_5_Hs    .Equ $04           ;Bit 2=DAV0-, Bit 5=RDY0-
B3_4_lo    .Equ $00           ;Bit 3=input, Bit 4=output
B3_4_ldm   .Equ $10           ;Bit 3=input, Bit 4=DM-
B3_4_Hs    .Equ $18           ;Bit 3=DAV1-, Bit 4=RDY1-
B1_6_lo    .Equ $00           ;Bit 1=Tin , Bit 6=Tout
B1_6_Hs    .Equ $20           ;Bit 1=DAV2-, Bit 6=RDY2-
B0_7_lo    .Equ $00           ;Bit 0=input, Bit 7=output
B0_7_Ser   .Equ $40           ;Bit 0=Sio in, Bit 7=Sio out
Par_On     .Equ $80           ;Parity On
Par_Off    .Equ $00           ;Parity Off

;> Control Register 248 ( $F8 ): Port 0 and 1 Mode ( P01m )
P0_03_Out  .Equ $00           ;select Port 0, bits 0:3 as outputs
P0_03_In   .Equ $01           ;select Port 1, bits 0:3 as inputs
P0_03_Adr  .Equ $02           ;select P0, bits 0:3 as adr bits 8:11
Stack_Ext  .Equ $00           ;select external stack
Stack_In   .Equ $04           ;select internal stack
P1_Out     .Equ $00           ;select Port 1 as outputs
P1_In     .Equ $08           ;select Port 1 as inputs
P1_Adr    .Equ $10           ;select Port 1 as adr/data bits 0:7
P1_Tri    .Equ $18           ;put port 1 into Tri-State
Mem_Ext    .Equ $20           ;extended memory timing
Mem_Norm   .Equ $00           ;normal memory timing
P0_47_Out  .Equ $00           ;select Port 0, bits 4:7 as outputs
P0_47_In   .Equ $40           ;select Port 0, bits 4:7 as inputs
P0_47_Adr  .Equ $80           ;select P0, bits 4:7 as adr bits 12:15

;> Control Register 249 ( $F9 ): Interrupt Priority Register ( Ipr )
;>     { To Be Established }

;> Control Register 250 ( $FA ): Interrupt Request Register ( Irq )
;>     { To Be Established }

;> Control Register 251 ( $FB ): Interrupt Mask Register ( Imr )
;>     { To Be Established }

;> Control Register 252 ( $FC ): Flag Register ( Flags )
;>     { To Be Established }
.LSTOFF

```