LIST 19



ADDRESSES

CHAIRMAN: Charles E. Radke IBM Corporation (B99/951) P. O. Box 390 Poughkeepsie, New York 12602 (914) 485-7775

VICE-CHAIRMAN: David W. Hightower Bell Labs 2B312A Holmdel, New Jersey 07733 (201) 949-6549

SECRETARY/TREASURER: Lorna Capodanno Bell Labs 2C169 Murray Hill, New Jersey 07974 (201) 582-6909

EDITOR:

Robert J. Smith, II P. O. Box 1028 Livermore, California 94550 (415) 447-1100 x 8053

TECHNICAL COMMITTEE: David W. Hightower, Chairman

MEMBERSHIP COMMITTEE: Lorna Capodanno, Chairman

PUBLICITY COMMITTEE: Lorna Capodanno, Chairman

BOARD OF DIRECTORS: John R. Hanne Texas Instruments P. O. Box 5012 (MS 907) Dallas, Texas 75222 (214) 238-3554

> Steven A. Szygenda Department of Elec. Eng. University of Texas Austin, Texas 78712

Donald J. Humcke Bell Labs 2C-318 Holmdel, New Jersey 07733 (201) 949-6253

Larry Margol Micro Electronics Division Rockwell Instruments D/734-057 Box 3669 Anaheim, California 92803 (714) 632-8565

Charles W. Rose Computing & Information Sci. Case Western Reserve Univ. Cleveland, Ohio 44106 (216) 368-2800

MEMBERSHIP

SIGDA dues are \$3.00 for ACM members and \$5.00 for non-ACM members. Checks should be made payable to the ACM and may be mailed to the SIGDA Secretary/ Treasurer listed above, or to SIGDA, ACM Headquarters, 1133 Avenue of Americas, New York, N. Y. 10036. Please enclose your preferred mailing address and ACM Number (if ACM member).

SIG/SIC FUNCTIONS

Information processing comprises many fields, and continually evolves new subsectors. Within ACM these receive appropriate attention through Special Interest Groups (SIGs) and Special Interest Committees (SICs) that function as centralizing bodies for those of like technical interests ... arranging meetings, issuing bulletins, and acting as both repositories and clearing houses. The SIGs and SICs operate cohesively for the development and advancement of the group purposes, and optimal coordination with other activities. ACM members may, of course, join more than one special interest body. The existence of SIGs and SICs offers the individual member all the advantages of a homogeneous narrower-purpose group within a large cross-field society.

ACTIVITIES

- Informal technical meetings at SJSS and FJCC.
- Formal meeting during National ACM meeting + DA Workshop.
- Joint sponsorship of annual Design Automation Workshop.
- 4) Quarterly newsletter.
- 5) Panel and/or technical sessions at other National meetings.

FIELD OF INTEREST OF SIGDA MEMBERS

Theoretic, analytic, and heuristic methods for:

- 1) performing design tasks,
- 2) assisting in design tasks,

3) optimizing designs through the use of computer techniques,

- algorithms and programs to: 1) facilitate communications
 - between designers and design tasks,
 - 2) provide design documentation,
 - 3) evaluate design through simulation,
 - 4) control manufacturing processes.

Charles E. Radke

At the ACM Conference in San Diego on November 11, 1974, a handful of officers and interested SIGDA members discussed some problems facing SIGDA; but more important, we listed the opportunities within SIGDA and ACM. For once, the problems were few and the opportunities many.

NOMINATION AND ELECTION OF OFFICERS:

I have appointed a nominating committee headed by Dave Hightower along with Steve Krosner and Don Humcke. The term of the present officers expires the end of June. Your particular input and concerns can be sent to Dave Hightower. Your chance to vote comes in early 1975.

ACM 1974:

Those who attended had an onportunity to hear a variety of good papers and become stimulated under lively discussions. SIGDA had two well-received sessions in San Diego: (1) Data Base Systems for Design Automation Support, (2) Design Automation in the University.

ACM 1975:

Next year's ACM Conference is scheduled for October 20-22, 1975, in Minneapolis. What kind of sessions should SIGDA have? Do you have any suggestions? Any papers? (For submitting, use the form found elsewhere in the Newsletter.) Some suggestions proposed at the SIGDA meeting were:

- 1. Aids for Data Base Design
- 2. Design Methodology
- 3. System Specification Languages

4. Design Languages

At the SIGDA meeting it was pretty well agreed that SIGDA sessions at the ACM Conference should be directed toward the mainstream of ACM and workshops be used for more specific areas of DA. Your input is being solicited.

LECTURESHIPS:

Each year lecturers are appointed by ACM to talk to local ACM chapters around the world. ACM has asked the SIGs to submit names for consideration. Here is a prime opportunity.

DESIGN AUTOMATION WORKSHOP (12th ANNUAL):

The well known and popular DA workshop partially sponsored by SIGDA will be held in Boston on June 23-25, 1975. The call for papers is out; are your abstracts in?

WORKSHOP ON DATA BASES FOR INTERACTIVE DESIGN:

A workshop, directed at graphic and other terminal use in design and the management of design data, will be held in Waterloo, Ontario, Canada, September 15-17, 1975. Here SIGDA joins SIGGRAPH (SIG on Graphics), SIGMOD (SIG on Management of Data), and the University of Waterloo to attack

an area of growing concern as DA grows within industry.

WORKSHOP ON COMPUTER HARDWARE DESCRIPTION LANGUAGES:

This workshop is directed at those particularly concerned with system specification and general design languages used in the designing of digital processors. The workshop was first held in Rutgers University in 1973 then in Darmstadt, Germany in 1974. On September 6-7, 1975, the third workshop will be held in New York under joint sponsorship of City College of City University of New York, SIGARCH (SIG on Architecture), Computer Society (Technical Committee for Computer Architecture), and SIGDA.

SIGDA NEWSLETTER:

As you have noticed we have been meeting our committed publication schedule. At a meeting held in Denver at the DA workshop, many attendees requested regular publication so they could get letters and notes published. Here is your <u>opportunity</u> to let others know about your work and concerns. Do you have a brief article but you don't want to go through extended refereeing? If the item is reasonably short and in camera ready form, we'll consider printing it in the next issue of the Newsletter.

<u>What is your involvement?</u> The Special Interest Groups of ACM have been developed for the development and advancement of your special area of interest. SIGDA provides you with many <u>oppor-</u> tunities.

You, I am sure, have something of interest to others in SIGDA. Maybe you don't think so, but we and others do. I suggest you jot down an outline of what you might say, approach your management for approval, discuss with your local neers, and work up a paper to present, a note for the SIGDA Newsletter, or a brief article for the Newsletter.

Take the <u>opportunity;</u> we would like to hear from you.

FROM THE EDITOR

This issue contains several announcements for meetings which have already been held. These were received too late for publication in the last issue and have been included for reference. I will gladly publish relevant meeting notices in the very next issue following receipt, but that's the best I can do!

The deluge of papers promised to the newsletter at the Denver DA Workshop has not materialized. Once more--we welcome working papers, project reports, meeting reviews and other material which might be of interest to SIGDA readers. An informal exchange of ideas is being encouraged by Dave Hightower in the <u>Forum</u> (page 29).

As can be deduced from contents of the last few issues, the influx of paper and book reviews has been less than overwhelming. If you've read a good (or bad!) paper lately, why not let the rest of the group know? If you have any suggestions for improving the newsletter, please let me know--this is a very informal publication!

Rob Smith

1974 DESIGN AUTOMATION WORKSHOP

CONFERENCE REPORT

BY D. J. HUMCKE

The 11th Annual Meeting of the Design Automation Workshop was held in Denver, Colorado, U.S.A., on June 17-19, 1974. Attending the conference were 300 representatives of university, government and industrial communities from Canada, France, Germany, Holland, Italy, Japan, Sweden and the U.S.A. Forty-six technical papers which encompassed the Design Automation discipline of six countries were presented during the three-day meeting.

Design Automation in the context of this meeting is the use of computers as tools which aid in the design process. It is often extended to include areas such as testing, simulation and certain segments of manufacturing. These areas are frequently referred to by synonymous terms such as Computer Aided Design (CAD), Computer Aided Manufacturing (CAM), machine aids, automated design, automated drafting, etc., and comprise portions of potentially totally integrated systems.

It is the purpose of this workshop or conference to provide a forum whereby developments in the field of Design Automation can be presented and discussed. It is the aim of this workshop to improve and expand the quality and quantity of Design Automation developments. Because of the breadth of subject matter, the three-day program has been arranged so that technical papers are presented concurrently in different disciplines of Design Automation. For some attendees with broad backgrounds there can be conflicts, but for most attendees there is something of interest throughout each day of the meeting.

Tutorial sessions are presented each day surveying the "stateof-the-art" of one of the areas in which technical papers will be presented during that day. The main purpose of the tutorials is to provide a broad background for the uninitiated in a particular area of Design Automation. This year, tutorials were conducted in partitioning, data base design, simulation and test generation, and interconnection. The tutorials are conducted by members of the discipline that have made recognized contributions to these fields.

Common interest groups convene after each day of formal presentations to informally discuss, in greater depth, the information and ideas presented throughout the day. Discussions involve such topics as circuit design, packaging, interconnection, testing, simulation, architecture, mechanical or whatever topic is of common interest to a group. It is at these meetings where innovation takes place. The program this year was highlighted with a Keynote Speech by Dr. Steve Lukasik, Director of Advanced Research Projects Agency, U.S. Department of Defense. Dr. Lukasik's speech cited some of the current problems resulting from the use of computers, where we are going, what we may see in the future, some of the problems we may face and what can be done.

The current problems he cited were: (1) the privacy (and accuracy) of information in large data bases, (2) the reliability of hardware and software, (3) computer crime (of software and data), and (4) the inadequacy of current input/output techniques such as the use of alphanumeric terminals. Next he cited that what we are going to see in the near future are faster computers with larger memories, and a decline in the cost per executable Further in the future, we will find that computers instruction. as we know them today may disappear. They will either be absorbed into a product of some kind or will be available as very large systems which will be utilized like power stations. Dr. Lukasik stated that one of the problems we may face in the future is that computers will solve problems in such unorthodox ways that we will suspect the objective of the solution. For example, one might question if the optimization of the solution is oriented towards man or oriented towards the machine. Finally he cited some ways that we may prevent this from happening: (1) keep some information out of the computer, (2) maintain a working knowledge of the machine, and (3) restrict certain individuals from access to the machine.

The technical program consisted of 14 sessions with three or four papers presented in each session. Each presentation lasted approximately 20 to 25 minutes followed by a 5 to 10-minute discussion period. Some sessions were concluded with a panel discussion in which all attendees were invited to participate.

The first session consisted of presentations in the area of Large Scale Integration (LSI). A system approach to LSI design employed in Japan was described starting from logic description, and proceeding through placement, routing, artwork, and test generation utilizing an on-line graphical display. All functions operated from a common data file. Another presentation emphasized a production-proven IC design rule checking function which performed prescribed or user-specified physical description checks such as conductor width calculations and clearance checks.

Session 2 was one of two Graphics sessions consisting of presentations utilizing interactive graphic techniques. A presentation on the computer-aided process design and simulation for the forging of turbine blades pointed out the material savings that can be achieved through the proper design of molds using interactive graphic techniques. A description was given of an interactive graphic system built from hierarchically-structured functions such that any subroutine along with the subroutines it calls can be removed without upsetting the functioning of any other chain in the program structure.

Session 3 covered topics in the area of circuit partitioning. An approach to the circuit partitioning problem utilizing interactive graphics to combine aspects of both an automated approach and a manual approach was described. It was stated that the results obtained are better than those obtainable by using either approach independently. A state-of-the-art survey of topological methods for solving the circuit layout problem was presented followed by a more detailed description of one model which allowed pin and gate assignment as a function of the layout. Finally, a technique was described which initially orders circuits according to a scoring mechanism and then uses a 2-stage interchange technique to arrive at a final partition.

Session 4 was the second session on Graphics. The first presentation described an artwork generation system for integrated circuits and printed wiring boards which utilized digitizers, interactive graphics, plotters, a design rule checker, and a pattern command program. This was followed by a description of an investigation that was made into automatic visual inspection systems for electronic assemblies. Three major phases were researched: scanning devices, software algorithms, and possible computer systems. Finally, a program and the associated command language for controlling automated mask analysis was described.

Session 5 covered the area of Documentation Systems. The documentation of schematics was described utilizing a system which provides the automatic placement and routing of circuit elements. Along with a 33 percent savings in cost, a shorter publication time and earlier start of the publication effort was cited. Other presentations on a printed wiring board and minicomputer design and documentation system described total design systems which yielded design documentation. The total design system approach appeared to be a main theme of the majority of the presentations that were made at this conference.

Session 6 covered the area of Test Data Generation. A description was given of how the data files of a series of programs which were developed over the years to completely automate the test cycle were combined. The output of these programs were a test deck for card driven test equipment accompanied by a listing of detected or undetected faults. In another instance, programs for test generation, fault simulation, and test minimization for combinational switching circuits which formed a special strategy directing the choice of a test set were described. The object is to minimize the number of tests required for the detection of logical faults. Finally, a new algorithm for test generation for a sequential circuit with at least 1000 logic blocks was discussed. It is based on special values expressed in boolean vectors, their logical operators, and three basic theorems.

Session 7 on Function Design Techniques covered a variety of Design Automation techniques. A program which translated a purchase order for a computer into the required set of hardware and software components was described. A comparison of force directed placement techniques was presented. A method for modeling any two conductor transmission lines in terms of a SCEPTRE transient analysis program was described. A paper which critically analyzed the software development process was presented. Finally, some speculation on the future of Design Automation was presented. The speculation covered the areas of descriptive languages, partitioning, placement, routing, test generation, the data management system, and the effect of making logic or hardware changes.

Session 8 consisted of presentations in the area of Design Automation in the architectural field. Papers were presented on topics covering the planning for a new town, the generation of maps and a computer-aided land use study incorporating techniques by which site evaluations could be made with respect to land use. Finally, an experiment to replace the iterative computation approach with an interactive approach to an architectural design utilizing four basic interactive functions was described.

Session 9 covered topics in the area of Simulation. A report was presented of the problems encountered while functionally testing LSI gate arrays in a production environment. Some solutions which were being implemented to overcome these problems were offered. A presentation was made on techniques which were implemented for timing analysis and termination of faultinduced activity within an assignable delay digital fault simulation environment.

Session 10 covered some more General Applications of Design Automation. The Maritime Administration uses computer-aided techniques in ship design to meet its responsibility to assure that the preliminary design of ships meet design criteria such as speed and cargo capacity while insuring safety by answering such questions as "Will it float?" A description of a real-time minicomputer system for sign design, stencil making, payroll and timekeeping, file management, font design, maintenance, and hardware diagnostics was presented. Session 11 included topics on the subject of interconnection. A paper was presented describing an iterative method of routing which tries to avoid crossings and path adjacency while simultaneously controlling path length. Described is an improvement algorithm which reroutes portions of the board in order to complete the routing. Another presentation discussed a method of assigning cost penalties to different aspects of interconnection, such as vias, length, horizontal and vertical segments, to determine the best route. Finally, an interactive design station for routing multilayer backplanes is described. The system uses a digitizer plotter, storage scope and standalone computer.

Session 12 consisted of topics in the area of Large Scale Design Automation Systems. Presentations in this session included a description of all the activities in arriving at a Design Automation System for aerospace vehicle design such as planning, design objectives and stages of design of the system's data base relationships. Another paper discussed the necessary attributes of Design Automation regarding the preliminary design of tactical weapons systems using interdisciplinary computer aids.

Session 13 covered topics in the area of Software. A presentation was made describing the tools (or programs) which make up a Design Automation System from conception to the finished product. Some examples of the tools are a descriptive input language, an interpreter, a data base, and interactive programming. Standard procedures, adding devices and management of the devices were discussed. In another presentation, the effects of job scheduling algorithms on computer system performance and resources are demonstrated and evaluated by a simulation model of a hypothetical, graphically distributed network computer.

Session 14, Design System Needs, consisted of presentations of advanced Design Automation Systems making extensive use of interactive capabilities and structured data base systems. The goal that was established was to evaluate present Design Automation tools, determine areas not yet attacked by Design Automation or areas where present Design Automation Solutions require improvement. The object is to develop techniques to deal with these problems. Some of the areas under investigation are: high-level hardware design languages, primitive hardware design languages, physical design languages, macros, partitioning, placement, and interconnection. Concluding this session was a presentation on a highly structured data base design and data management system to aid in the solution of the printed circuit board problem. The 11th Design Automation Workshop had much to offer to the attendees throughout the day and night. One of the unique features of the workshop was the distribution of a 375-page bound copy of the proceedings during registration. The proceedings contain the complete paper for each of the presentations that are made at the conference. The proceedings can then be scanned to determine papers of interest and aid the attendees in formulating questions to pose to the speakers following their presentations.

Copies of the proceedings of the llth Design Automation Workshop and other past workshop meetings can be obtained from either of the following organizations:

Association for Computing Machinery Order Department P.O. Box 12105 Church Street Station New York, New York 10249 U.S.A.

IEEE Computer Society Attention: Mr. True Seaborn 5855 Naples Plaza Suite 301 Long Beach, California 90803 U.S.A.

Either of these organizations should be contacted before placing your order to determine the cost and availability of past proceedings of individual meetings.

The 12th Design Automation Conference will be held at the Hilton Hotel in Boston, Massachusetts, on June 23-25, 1975. A "Call for Papers" is being made for presentations at this conference. Papers should be submitted to the Program Chairman no later than January 9, 1975. Papers should be no longer than 5000 words and should be accompanied by a 25-word abstract for the program brochure. Rough drafts will be accepted at this time. Papers to be reviewed for presentation at the 12th Design Automation Conference should be sent to Dr. Steven A. Szygenda, The University of Texas, Electrical Engineering Department (515), Austin, Texas 78712, U.S.A. Requests for detailed program information (when available) should be made to Mrs. Judith G. Brinsfield, Bell Laboratories, Room 3B-323, Whippany Road, Whippany, New Jersey 07981, U.S.A.

1974

D.A.W. ATTENDEES

Abel, Luther C. Digital Equipment 146 Main Street Maynard, MA 01754

Adams, Jack B. **IBM** Corporation B22/951 Poughkeepsie, NY 12601

Akben, Fatim Carleton University of Architecture 1077 Riviera Drive Ottawa, Onterio Canada K1K ON8

Allen, Robert C. 11900 North Pecos Denver, CO 80234

Allum, Bob Bell Northern P. O. Box 3511 Station C Ottawa, Ontario Canada

Aronson, Roy Sperry UNIVAC 2276 Highcrest Drive Roseville, MN 55113

Baker, Thomas GTE Laboratories 40 Sylvan Road Waltham, MA 02154

Barlow, John P. **IBM** Corporation V23/028-4 Endicott, NY 13760

Abramson, R. F. **IBM** Corporation P. O. Box 1900 Boulder, CO 80302

Ahrens, R. B. Bell Laboratories Warrenville Naperville, IL 60540

Akgerman, Nuri Battelle Columbus Labs 505 King Avenue Columbus, OH 43201

Alexander, Everett Bell Telephone Labs IF-32 Lawrence Livermore Laboratories P. O. Box 808 Livermore, CA 94550

> Arima, Toshihiro Nippon Electric Co., LID Nishishinbashi 3-Chome Tokyo, Japan

Bailey, Dave L. **IBM** Corporation P. O. Box 1900 Boulder, CO 80302

Ballas, Joseph A. Texas Instruments P. O. Box 5012 Dallas, TX 75222

Barnes, William M. Computer Talk, Inc. P. O. Box 145 Idledale, CO 80453 Bear, Richard IBM Corporation 1701 North Street Endicott, NY 13760

Benson, David B. Burroughs Corporation 460 Sierria Madre Villa Pasadena, CA 91109

Besel, Hilmer W. Loma Linda University Pierce Street Riverside, CA 92505

Bishop, Paul C. Naval Coastal Systems Lab Panamo City, FL 32401

Boomsliter, Robert C. Amdahl Corporation 1160 Kern Avenue Sunnyvale, CA 94086

Bowdon, Edward University of Illinois Computer Science Urbana, IL 61801

Brewer, Howard E. CAL Comp 2411 W. La Palma Anaheim, CA 92801

Britt, Benny **IBM** Corporation Monterey and Cottle Roads San Jose, CA 95111

Burd, William C. Sandia Laboratories ORG 9624 Albuquerque, NM 87115 Benbassat, Carole RCA Route 202 Somerville, NJ 08525

Bernstein, Sergio Berne Electronics 28 Havilands Lane White Plains, NY 10605

Beuger, Fred Burroughs Corporation 14724 E. Proctor City of Industry, CA 91749

Bloomfield, James IBM Corporation Route 55 Poughkeepsie, NY 12601

Borgman, Charles R. Sandia Corporation P. O. Box 5800 Albuquerque, NM 87115

Breuer, Melvin A. University of Southern California Dept. of EE Los Angeles, CA 90007

Brinsfield, Judy Bell Laboratories 5 Pine Ridge Drive Summit, NJ 07901

Bunik, Joseph Bell Northern Research 84 Tripp Crescent Ottawa, Ontario Canada

Buscher, David Harry Diamond Laboratories BR 520 Washington D. C. 20438

Butler, Martin North Electric Company 553 South Market Galion, OH 44833

Carter, Harold W. Lawrence Livermore Lab P. O. Box 808 Livermore, CA 94550

Cassing, Dave Texas Instruments 12201 South West Freeway Dallas, TX 75240 P. O. Box 1443 M/S 647 Houston, TX 77001

Chang, Tzu Fang Amdahl Corporation 1160 Kern Avenue Sunnyvale, CA 94086

Cole, D. F. **IBM Corporation** 637/951 P. O. Box 390 Poughkeepsie, NY 12602

Collins, Patrick General Electric 100 Plastics Avenue Pittsfield, MA 01201

Conger, Richard Burroughs Corporation Swedes Ford Road Paoli, PA 19301

Crews, Warren Motocrola Semiconductor 1034 E. Carter Avenue Tempe, AZ 85282

Cummings, Daniel V. IBM Corporation 906/630 Poughkeepsie, NY 12602 Camoin, Robert J. **IBM** Corporation B19/951 Poughkeepsie, NY 12602

Case, Glenn Sandia Laboratories Kirtland AFB, NM

Castle, Ernest Texas Instruments

Cipriano, Fred General Electric Syracuse, NY 13201

Cole, Frank B. Westinghouse Electric P. O. Box 1897 Baltimore, MD 21203

Comeau, Jean-Marie School of Architecture Carleton University Colonel By Drive Ottawa, Ontario Canada K1S 5B6

Crall, Richard F. California State Univ 6000 J Street Sacramento, CA 95819

Csencsits, Brenda M. Bell Laboratories Union Blvd. Allentown, PA 18103

Dammann, James **IBM** Corporation Boulder, CO 80302 Davis, Richard A. Bell Laboratories 2D-12 11900 North Pecos Street Denver, CO 80234

Day, Fred W. Bell Laboratories 2D-441 600 Mountain Avenue Murray Hill, NJ 07974

Decoster, Donald P. Burroughs Corporation 41100 Plymouth Road Plymouth, MI 48170

Dietmeyer, Donald L. University of Wisconsin Dept. of Electric & Computer Engineering Madison, WI 53706 Second Contractor of the

Dolan, Paul A. Lear Siegler, Inc. 4141 Eastern Avenue Grand Rapids, MI 49508

Dooner, Nitta P. **IBM** Corporation Watson Research Yorktown Heights, NY 10598

Dudnik, Elliott University of Illinois P. O. Box 4348 Chicago, IL 60680

Dutton, S. R. (C)AAI Corporation P. O. Box 6767 Baltimore, MD 21204

> El Khatib, I. Simon Burroughs Corporation 14724 E. Proctor Avenue City of Industry, CA 91749

Davis, Wade Bendix FC39/864 P. O. Box 1159 Kansas City, MO 64141

DeAngelo, Joe V. IBM Corporation East Fishkill, NY 12533

Deutsch, David N. Bell Laboratories Room 2C-420 Murry Hill, NJ 07974

Dobes, Ivan Macrodata Corporation 6203 Variel Woodland Hills, CA 91364

Donaldson, Wayne University of Utah 510 South 12th East Salt Lake City, UT 84102

Draper, D. R. Bell Laboratories Naperville, IL 60540

Duncan, William **IBM Corporation** Baxtertown Road Fishkill, NY 12524

Edenhofer, Joseph R. Lear Siegler 4141 Eastern Avenue Grand Rapids, MI 49506

Ellison, Carl A. **IBM** Corporation **V34/028-4** Endicott, NY 13760 Emmott, John Bell Telephone Lab 555 Union Blvd. Allentown, PA 18103

Evans, David S. Bell Telephone Lab Holmdel, NJ 07733

Fisher, Robert Raytheon 20 Seyon Street Waltham, MA 02154

Flomenhoft, Mark J. Bell Laboratories 555 Union Blvd. Allentown, PA 18103

Ford, Fred Burroughs Corporation P. O. Box 517 Paoli, PA 19301

Foster, Jeffrey Bell Laboratories Whippany Road Wippany, NJ 07960

Galey, J. Michael IBM Corporation H90/052 San Jose, CA 95193

Garrocq, Carlos General Dynamics 6018 Madra Avenue San Diego, CA 92120

Geyer, James M. General Electric Electronics Park Syracuse, NY 13201

Glover, Edward Harris Corporation Electrical Systems Div P. O. Box 37 Melbourne, FL 32901 Eskew, Mark F. Texas Instruments P. O. Box 5012 Dallas, TX 75222

Fike, John L. SMU Computer Science Dept. Dallas, TX 75275

Fitting, Russell N. Burroughs Corporation Boot Road Downingtown, PA

Follenweider, R. Storage Technology 2270 South 88th Louisville, CO 80027

Forney, Mervin R. General Dynamics P. O. Box 2507 Pomona, CA 91766

Friedman, Arthur D. University of South Cal Dept. of EE Los Angeles, CA 90007

Garrett, Samuel University of South Florida College of Engineering Tampa, FL 33620

Gaska, Leonard Z. General Dynamics 1675 W. Mission Pomona, CA 91766

Gibson, David L. Americar Microsystems 3800 Homestead Road Santa Clara, CA 95051

Goertz, Harry J. H. Oce Van der Grinten Urbanusweg 101 Venlo, Netherlands Goessling, Daniel Computervision Incorporated 201 Burlington Road Bedford, MA

Gordon, Brian G. Bell Telephone Laboratories 555 Union Blvd. Allentown, PA 18103

Gummell, Hermann K. Bell Telephone Laboratories 600 Mountain Avenue Murray Hill, NJ 07974

Hack, Gary R. IBM Corporation 56K/906-630 East Fishkill, NY 12533

Hanan, Maurice IBM Corporation P. O. Box 218 Yorktown Heights, NY 10598

Hass, Barry Raytheon Company P. O. Box S2-68 Bedford, MA 01730

Hasterlik, Robert Honeywell Information Systems 300 Concord Road Billerica, MA 02158

Hayes, John P. University of South California Dept. of Electrical Engineering Los Angeles, CA 90007

Hays, Gwen G. Westinghouse Electric P. O. Box 746 MS452 Baltimore, MD 21203

Heller, Barry Raytheon 20 Seyon Street Waltham, MA 02154 C Goldsmith, Clair Palyn Associates, Inc. 4100 Moorpark San Jose, CA 95117

> Grout, Steve Honeywell Information Systems P. O. Box 6000 Phoenix, AZ 85006

Gwyn, Charles Sandia Laboratories Albuquerque, NM 87115

Hammers, Robert Burroughs Corporation 14724 E. Proctor Avenue City of Industry, CA 91749

Harlow, Charles University of Missouri Electrical Engineering Dept Columbia, MO 65201

Hassler, Edwin Texas Instruments 912 Chadwick Richardson, TX 75080

Hawks, D. L. IBM Corporation P. O. Box 1900 Boulder, CO 80302

Haynes, D. A. IBM Corporation P. O. Box 6 Endicott, NY 13760

Head, Nelson M. Jr. Naval Research Laboratory Code 5492 Washington, D.C. 20375

Hemming, Cliff W. Jr. Bell Laboratories E339 6200 East Broad Columbus, OH 43213 Hershey, Anne Middlesex County College Edison, NJ 08817

Heumann, Joe Hughes Aircraft 449 28th Street Manhattan Beach, CA 90266

Hik, William Bell Northern Research 1199 Stanton Road Ottawa, Ontario Canada K2C 3C9

Hoben, Richard B. Champion Spark Plug 20000 Conner Detroit, MI 48234

Holoman, Stuart Bell Telephone Laboratories IBM Corporation Room IF432 Holmdel, NJ 07733

Howarter, David R. Burroughs Corporation 460 Sierra Madre Villa Pasadena, CA 91109

Huang, Went. Xerox Corporation 701 South Aviation El Segundo, CA 90245

Hunt, Joan V. Director, NSA (R32) Fort George G. Meade, Maryland 20755

Ihnat, John P. Naval Research Laboratory Code 5492 Washington D. C. 20375

Hershey, H. Alan Bell Telephones Lab Crawford Road Holmdel, NJ

Hightower, Dave Bell Telephone Lab Crawford Road Holmdel, NJ

Hitchcock, Robert IBM Corporation P. O. Box 218 Yorktown Heights, NY 10398

Holmes, Robert Scientific Calculations 110 Allens Creek Road Rochester, NY 14618

Hong, Se-June Poughkeepsie, NY 12602

Huang, Hubert NCR Corporation 16550 West Bernado Drive San Diego, CA 92127

Humcke, Donald Bell Telephone Laboratories Bldg. 1G-217 Holmdel, NJ 07733

Hwang, Frank R. Bell Laboratories 7 Fuller Avenue Piscataway, NJ 08854

Iwane, Masahiko TPO c/o Honeywell P. O. Box 6000 C-19 Phoenix, AZ 85005

Jakiela, Ann L. Bell Laboratories Warrenville Naperville, IL 60540

Jouaneh, George University of Colorado Boulder, CO 80302

Kennicott, Philip R. General Electric CR&D P. O. Box 8 Schenectady, NY 12301

King, Charles. Burroughs Corporation 5411 North Lindero Westlake, CA 91361

Klahn, Dick Bell Telephone Laboratories 2B-323 Holmdel, NJ 07733

Lantos, Andras Scientific Calculations, Inc 403 Jackson Street Anoka, MN 55303

Lerman, Harvey N. Martin Marietta MP198 P. O. Box 5837 Orlando, FL 32805

Leyking, L. W. Burroughs Corporation 14724 E. Proctor City of Industry, CA 91749

Liu, William IBM Corporation 906/630 Poughkeepsie, NY 12602

Lock, Kenneth Burroughs Corporation 16701 West Bernardo Drive San Diego, CA 92127

Johnson, David W. American Microsystems 3800 Homestead Road Santa Clara, CA 95051

Kasik, David Battelle - Columbus 505 King Avenue Columbus, OH 43201

Kerr, Robert GTE Automatic Electric Laboratories P. O. Box 2317 Northlake, IL 60164

Kjelkerud, Eskil Royal Institute of Technology S-100 44 Stockholm 70, Sweden 10044

Korenjak, Allen RCA Corporation Route 1 Princeton, NJ 08540

Larson, Jon F. IBM Corporation P. O. Box 390 Poughkeepsie, NY 12602

Lesser, G. Albert Bell Telephone Laboratories 11900 North Pecos Denver, CO 80234

Lipp, Hans Martin University Postfach 6380 75 Karlsruhe BRD, West Germany D7500

Liuitsanos, A. G. Burroughs Corporation 14724 E. Proctor City of Industry, CA 91749

Loomis, Hersch University of California-LLL P. O. Box 808 Livermore, CA 94550

Lorentzi, Stig Royal Institute of Technology University of Penn S-100 44 Stockholm 70, Sweden 10044

Losleben, Paul NSA 1 Ft. George Meade, MD 20755

Lucas, William J. Sperry Flight Systems 7845 North 34th Avenue Phoenix, AZ 85021

Lukasik, Stephen J. Research Projects Agency Dept. of Defence Washington D. C.

Lynch, James University of Colorado Dept. of Mathematics Boulder, CO 80302

Madhauan, Kris V. IBM Corporation **B22/951** Poughkeepsie, NY 12602

Marks, Peter Storage Technology 2270 South 88th Louisville, CO 80027

Martino, Charles Burroughs Corporation Swedes Ford Road Paoli, PA 19301

Melanson, Gilbert Harris Electronics Systems P. O. Box 37 Melbourne, FL 32955

Milici, Alfred K. Sperry Flight Systems 21111 North 19th Avenue Phoenix, AZ 85027

Los, Marc 162 Naudain Street Phila, PA 19146

Lourie, Janice R. **IBM** Corporation - SSI 205 East 42nd Street New York, NY 10017

Luedtke, Howard W. Honeywell, Inc. 600 Second Street Hopkins, MI

Lum, Michael **Bell** Laboratories Room 4C-336 Whippany Road Whippany, NJ 07981

MacDonald, John B. Western Electric Company P. O. Box 900 Princeton, NJ 08540

Maenpaa, John NCR 16550 West Bernardo Drive San Diego, CA 92127

Martin, Leroy C. LLC-LLL P. O. Box 808 Livermore, CA 94550

Mattison, Roland **GTE Laboratories** 40 Svlvan Road Waltham, MA 02154

Mikonis, Paul Jr. U. S. Naval Weapons CTR Code 5512 China Care, CA 93555

Miller, Dr. Ralph E. Jr. The Boeing Company Seattle, WA 98166

CMitchell, Cheryl L. M & S Computing Inc. 2109 W. Clinton Avenue Huntsville, AL 35805

Murphy, Walter Burroughs Corporation 35 Devon Road Malvern, PA 19255

Nolte, Sid Texas Instruments allas, TX

Odhner, Victor Burroughs Corporation CSG/Tredyffrin Plant Paoli, PA 19301

Orton, Don Sperry Univac 2276 Highcrest Drive Roseville, MN 55113

Ozawa, Yasuakl OKL Electric Company, Ltd. 550-5 Higashiasakaua - CHO Hachioji City, Tokyo, Japan

Parker, Dee Loris Bell Telephone Laboratories Burroughs Corporation Whippany Road Room 4C-332 · Whippany, NJ 07981

Pazemenas, Vytas GTE Sylvania 100 Ferguson Drive Mountain View, CA 94042

Perrill, A. General Dynamics 3-15 P. O. Box 2507 Pomona, CA 91766

Monroe, Robert **IBM** Corporation P. O. Box 1900 Boulder, CO

Murrell, Ronald C. University of Texas Arlington, TX 76013

Nordin, Robert Teletype 5555 Touhy Skokie, IL 60076

Orr, S. IBM Corporation Dept, 952 East Fishkill, NY

Osgood, Frank Bell Telephone Lab 11900 North Pecos Denver, CO 80234

Pardee, Stephen Bell Telephone Lab Room 3B-310 Whippany, NJ 07981

Parker, William W. 6300 Hollister Avenue Goleta, CA 93017

Pennino, Tom Bell Telephone Lab Whippany Road Whippany, NJ 07981

Persky, George Bell Telephone Lab 2C-418 Murray Hill, NJ 07974

Peterson, Donald Lear Sicgler, Inc. 4141 Eastern Avenue Grand Rapids, MI 49508	Pickrell, William Xerox 701 Aviation Blvd. El Segundo, CA 90245	Rodner, Robert Burroughs Corporation 61 Marlyn Lane Exton, PA 19341	Rosen, Robert Harry Diamond Laboratories Conn and Van Ness Washington D.C. 20438
Pistacchi, John R. Control Data Corporation P. O. Box O Minneapolis, MI 55454	Pistilli, Pat Bell Telephone Laboratories 11900 North Pecos Denver, CO 80234	Rosenberg, Lawrence M. RCA Route 202 Somerville, NJ 08876	Rosenthal, Charles W. Bell Laboratories MH 2D-454 600 Mountain Avenue Murray Hill, NJ 07974
Prasad, B. A. Burroughs Corporation 41100 Plymouth Road Plymouth, MI 48232	Pritchett, Kenneth UNIVAC 2276 Highcrest Drive St. Paul, MI 55113	Roska, Dr. Tamas Research Institute for Tele- communication, TKl 11. Gabor A-u 65 Budapest, Hungary 1026	Rossi, Henry IBM Corporation Poughkeepsie, NY 12603
Pritchett, Richard E. IBM Corporation 8909 Viking Drive Austin, TX	Quantz, Paul General Electric 1 River Road Bldg. 36-646 Schenectady, NY 12345	Rouse, David M. Bell Telephone Laboratories 6200 East Broad Columbus, OH 43213	Rubin, Frank IBM Corporation B62/707 Poughkeepsie, NY 12603
Quinn, Neil R. Jr. General Dynamics P. O. Box 2507 Pomona, CA 91766	Quock, Hanloy Sandia Laboratories Livermore, CA 94550	Russo, Jack Bell Telephone Laboratories IF66 11900 North Pecos Denver, CO 80234	Rutman, Roger A. Hughes Aircraft Company 1901 Malvern Fullerton, CA 92604
Radke, C. E. IBM Corporation P. O. Box 390 Poughkeepsie, NY 12602	Rault, Jean-Claude Thomson-CSF 33 Rue de Vouille Paris, France 75015	Nytter, L. J. AAI Corporation P. O. Box 8767 Baltimore, MD 21204	Sain, Cole Texas Instruments, Inc. P. O. Box 5012 Dallas, TX 75222
Regnier, Philippe ONERA-CERT 2 An. Ed. Belin Complexe Aerospatial	'Ressler, David RCA Route 202 Somerville, NJ 08876	Sanderson, George Sperry Gyroscope Marcus Avenue Great Neck, NY 11020	Sandoyal, Albert Bell Telephone Laboratories 11900 North Pecos Denver, CO 80234
Tolilouse, France 31055 Reszka, Alfons Teletype Corporation AR-9160	Richards, Gary E. Bell Telephone Laboratories DR1F66	Saunders, Johnstone Sperry Rand Univac 318 Weymouth Road Norristown, PA 19403	Schlemm, Holger Siemens AG/DV T EA Postfach 700078 8 Muenchen 70, Germany
5555 Touhy Skokie, IL 60076 Rivera, Carlos Sperry Gyroscope	11900 North Pecos Denver, CO 80234 Rivera, Edward	Schmidt, Douglas C. Vanderbilt University P. O. Box 6146-B Nashville, TN 37235	Schowe, A. M. Bell Telephone Laboratories Naperville, IL 60540
Marcus Avenue Great Neck, NY 11020	16550 West Bernardo Drive San Diego, CA 92127	Schreiger, Ed Auto-Trol Corporation 5650 Pecos Denver, CO 80221	Schuler, Donald GTE Laboratories 40 Sylvan Road Waltham, MA 02154

14

· · · . 610.00 - -3920

Schweikert, Daniel G. Bell Telephone Laboratories Seibel, Richard Room 2C422 General Electric Murray Hill, NJ 07974 16206 Rill La Houston, TX 77058 Selove, D. M. Burroughs Corporation Shapira, Hanna 14724 East Proctor Yale University City of Industry, CA 91749 393 Mansfield Street #18 New Haven, Conn 06511 Shapiro, Michael IBM Canada Ltd. Shaw, Charles A. 1150 Eqlinton Avenue General Electric Don Mills, Ontario 4926 West Lake Road Canada Cazenovia, NY 13035 Shear, Irwin Raytheon Sherman, W. Jean 20 Seyon Street IBM Corporation Waltham, MA 02154 H89/052 San Jose, CA 95123 Shinn, Carl Bell Telephone Laboratories Shola, Ionel S. 6200 E. Broad **GTE** Sylvania ESGED Columbus, OH 43213 77 A. Street Needham, MA 02194 Shultz, Ron Auto-Trol Corporation Shunjl, Mori Case Western Reserve U. 5650 Pecos Denver, CO 80221 12010 Paul Avenue Cleveland, OH 66106 Sidle, T. W. Burroughs Corporation Skaates, J. P. 14724 East Proctor Auto Trol Corporation City of Industry, CA 91749 5650 Pecos Denver, CO 80221 Slemaker, C. S. Burroughs Corporation Slizewski, Charles 14724 East Proctor Bureau of Land Management City of Industry, CA 91749 555 Cordova Street Anchorage, Alaska 99501 Smith, Randall L. IBM Corporation Smith, Rob D84G - B906 - 630 Southern Methodist Univ Poughkeepsie, NY 12602 124 Bradfield Laboratory Dallas, TX 75275 Snyder, Denis Burns and Roe, Inc. Spander, Walter P. Bell Telephone Laboratories Canada 700 Kinderkamack Road Oradell, NJ 07649 11900 North Pecos Denver, CO 80234

Stark, Carl GTE Automatic Electric Lab 400 North Wolf Road Northlake, IL 60164

Stotz, Carl C. Sperry Flight Systems P. O. Box 2529 Phoenix, AZ 85002

Stumpf, Stephen Bell Telephone Laboratories Holmdel, NJ 07733

Su, Stephen Y. H. City University of New York Convent Avenue at 138th Street New York, NY 10031

Sun, Henry B. Amdahl Corporation 1160 Kern Avenue Sunnyvale, CA 94086

Taylor, Richard IBM Corporation P. O. Box 390 Dept. B29 Poughkeepsie, NY 12602

Theilen, David F. Bendix Corporation P. O. Box 1159 Kansas City, MO 64141

Throop, Clinton E. Burroughs Corporation 16701 North Bernardo Drive San Diego, CA 92127

Tod, Mary Bell Northern P. O. Box 3511 Station C Ottawa, Ontario, Canada Stott, Charlie B. IBM Corporation P. O. Box 1900 Boulder, CO 80302

Strunge, James National Security Agency Ft. George G. Meade, MD 20755

Stymfal, Phil Raytheon 20 Seyon Street Waltham, MA 02154

Summers, R. J. Westinghouse Electric P. O. Box 746 Baltimore, MD 21203

Szygenda, Steve University of Texas Electrical Enginerring Dept. Austin, TX 78712

Teger, Alfred RCA Laboratories Route 1 Princeton, NJ 08540

Thompson, Edward W. University of Texas Austin, Texas 78712

Tipping, Derrick Martin Marietta Orlando Division MP72 Orlando, FL 32805

Turulak, K. A. Bell Laboratories Naperville, IL 60540

5

Ugorek, Wayne GTE Automatic Electric Lab 400 North Wolf Road Northlake, IL 60164

Valette, Frangois ONERA-CERT 2, Avenue E. Belin -Complexe Aerospatial Toulouse, France 31055

Vaughn, Glen Motorola P. O. Box 20906 Phoenix, AZ 85201

Verma, J. P. Burroughs Corporation 14724 East Proctor City of Industry, CA 91749

Wahl, James E. Bell Telephone Labs IF58 11900 North Pecos Denver, CO 80234

Waln, Steven D. Bell Telephone Laboratories 11900 North Pecos Denver, CO 80234

Weber, Helmut **IBM** Corporation Hohlohweg 9 Sindelfingen, Germany D7032

Wheatcraft, Donald L. Sperry Univac Univac Park St. Paul, MN 55165

Williams, Robert D. Bell Telephone Laboratories Holmdel, NJ 07733

Urban, Stephen Philco-Ford Corporation 3466 Pine Road Huntingdon Valley, PA 19006 Dallas, TX 75219

Vancleemput, W. M. University of Waterloo Dept. of Computer Science Waterloo, Ontario Canada N2L 3G1

Velderman, Pat IBM Corporation - ASDD 2651 Strang Blvd. Yorktown Heights, NY 10598

Vrablik, Edward A. Digital Equipment 146 Main Street Maynard, MA 01754

Wall, Herbert M. GTE/Sylvania 189 'B' Street Needham, MA

Wang, David T. IBM Corporation P. O. Box 6 Endicott, NY 13760

Wehring, William L. Digital Equipment 146 Main Street Maynard, MA 01754

Wilcox, Philip S. Bell Northern Research Ottawa, Ontario Canada

Williams, T. W. IBM Corporation P. O. Box 1900 Boulder, CO 80302 Wilson, David Southern Methodist University Computer Science Department

Winkler, Richard H. U. S. Dept. of Commerce National Oceanic and Atmosphere Administration Boulder, CO 80302

Witherbee, Norman J. Witherbee and Associates 106 South Adams Philo, IL 61864

Wright, Rosemary Bell Telephone Laboratories Whippany Road Whippany, NJ 07981

Yamada, Akihiko Nippon Electric Company, Ltd. 1-10 Nischin - CHO Fuchu City, Tokyo Japan

Yang, Yuk Y. Texas Instruments P. O. Box 5012 Dallas, TX 75222

Yetter, Irvin Sperry Univac 18 Bala Avenue Bala Cynwyd, PA 19004

Zodnik, Richard Burroughs Corporation 5600 Avenida Encinas Carlsbad, CA 92008

Winkel, David E. University of Wyoming Computer Services Laramie, WY 82071

Wise, Dennis International Computers Limited Stevenage Herts, ENGLAND

Wright, Charles Control Data Corporation 8100 34th Minneapolis, MI

Wynn, Susanne C. Bell Telephone Lab Whippany Road Whippany, NJ 07981

Yamin, Michael Bell Laboratories 1 MY 2C716 Murray Hill, NJ 07974

Yelton, Don P. Digital Equipment 146 Main Street Maynard, MA 01754

Yinger, Dennis A. Bell Telephone Lab 11900 North Pecos Denver, CO 80234

CONFERENCE ON COMPUTER AIDED GEOMETRIC DESIGN

Reported by Robert E. Barnhill University of Utah

An international conference on Computer Aided Geometric Design was held at The University of Utah, Salt Lake City, 18-21 March 1974. It was attended by about 120 people, including several from Europe. University, industry, and government labs were all represented.

The topic of this conference involves both mathematics and computer science and is truly cross-cultural. Curve and surface design and description is the central theme of this subject.

In order to have sufficient flexibility, parametric representation of curves and surfaces is used. The paper by Peters is useful in obtaining an appropriate view of parametric definitions. Three important requirements for curve and surfaces representations are (1) smoothness, (2) local support, and (3) ease of computation. Cubic interpolatory B-splines provide excellent results for (1) and (2) and, with equally spaced knots, for (3). B-splines were discussed by Coons, Risenfeld, and others. Forrest's talk was a survey of computational geometry. Bezier, Gordon, and Mehlum discussed their respective curve and surface representation systems. Both of these systems were developed to solve certain industrial problems and have also become topics of research interest elsewhere. Barnhill, Gregory, and McDermott reported on surface representations that are intrinsically bivariate, i.e., cannot be formed by tensor products of one variable schemes. Splines under tension were discussed by Nielson and Pilcher. Demonstrations were provided by Fred Parke: A discussion of the development of three-dimensional half-tone models for human faces that allow

(1) reasonable approximation to real faces

(2) facial expression

(3) speech synchronized facial animation

Ed Catmull: A demonstration of University of Utah shaded equipment by showing pictures of photographs mapped onto bicubic patches. Jim Clark: A demonstration of a 3-D CAD system for B-spline surfaces. The system uses a 3-D head-mounted display and 3-D wand for interacting with the surfaces.

Ron Resch and Ephraim Cohen: The demonstration will include defining a curve by an arbitrary set of points and passing a spline through them. The defined curve is then declared to be a <u>folded edge</u>. The program then determines the required developable surfaces and displays the results. This demonstration will use an Imlac terminal connected to a PDP 10 computer. Garland Stern: A demonstration of font creation and editing of special characters for terminal text. Evans & Sutherland Demonstrations: The Picture System: Introduced commercially during the summer of 1973, The Picture System is the E & S standard product, stand-alone, real-time line drawing system.

Three-Dimensional Digitizing Tablet: Developed by Ivan E. Sutherland early in 1972, the Tablet employs two pens, has a large area and translates data from two-dimensional photographs via the pens to three-dimensional coordinates for the creation of shaded pictures.

Newspaper/Graphic Arts System: This system has been designed by Evans & Sutherland as an interactive display ad layout and news page makeup system with visual feedback to be interfaced with a basic composition system.

Computer Generated Visual Simulation System for Flight Training (NOVOVIEW): The NOVOVIEW System was developed by E & S for Redifon Flight Simulation Ltd., Crawley, England and provides real-time night scenes of lights representative of those seen at an airport and the surrounding areas.

The conference was supported by the Office of Naval Research, by the Mathematics Department, the Computer Science Department, and the Dean of Science at the University of Utah.

The proceedings of the conference will be published by Academic Press about the end of 1974 and they should be ordered directly from Academic Press.

The program of the conference follows:

S. A. Coons, Syracuse University, "Surface Patches and B-Spline Curves".

A. R. Forrest, University of Cambridge; England, "Computational Geometry - Achievements and Problems".

D. C. Evans, Evans & Sutherland Corp., "A Survey of Graphics at Utah".

R. E. Barnhill, University of Utah, "Smooth Interpolation over Triangles".

J. A. Gregory, University of Utah, "Smooth Interpolation without Twist Constraints".

R. J. McDermott, University of Utah, "Graphical Representation of Surfaces over Triangles and Rectangles".

R. F. Riesenfeld, University of Utah, "B-Spline Curves and Surfaces".

P. Bezier, Renualt, Paris, "Mathematical and Practical Possibilities of UNISURF".

N. Max, "Computer Animation of Smooth Sur-

faces II".

G. M. Chaikin, NYU Aerospace Lab, "An Algorithm for High Speed Curve Generation".

1. W. Lewis, Yale, "Least Square Splines in Computer Aided Geometric Design".

R. F. Wielinga, Philips Research Lab., Eindhoven, Netherlands, "Constrained Interpolation Using Beier Curves as a New Tool in Computer Aided Geometric Design".

University of Utah Graphics Demonstrations.

Evans and Sutherland Demonstrations, 3 Research Road.

E. Mehlum, Central Institute for Industrial Research Oslo, "Nonlinear Splines".

G. M. Nielson, Arizona State University, "Polynomial Alternative to Splines in Tension".

D. T. Pilcher, Hercules, Inc., "Surfaces under Tension".

R. Resch, University of Utah and E. Cohen, Applicon, Boston, "The Space Curve as a Folded Edge".

G. J. Peters, McDonnell-Douglas, "Parametric Bicubic Surfaces".

M. Sterling, Systems Associates, Inc., "Computer Aided Design in the Auto Industry".

J. R. Manning, Shoe and Allied Trades Assoc., England, "Feature Lines on Curved Surfaces".

C. M. Strauss, Brown University, "Visualization of Complex-Valued Functions".

A. B. Navarro and D. A. Luther, Planning Research Corp., McLean, VA., "A Consolidated Interactive Graphics Systems".

W. J. Gordon, General Motors Research Lab., "Computer Aided Design and the Geometric Aspects of the Finite Element Method".

R. M. Flegal, Xerox, "Color Video Graphics as a Design Tool".

P. G. Kirmser and K. K. Hu, Kansas State University, "Two Dimensional Interpolation".

M. Newell, University of Utah, "Man-Machine Communication in Three Dimensions".

E. Catmull and R. Rom, University of Utah, "A Class of Local Interpolating Splines".



Imperial College, London 25th-27th September 1974

PROGRAMME

This programme is based on the abstracts submitted to the conference organizers and may be modified when the full papers are received. Sessions are of two kinds: engineering application sessions and specialist sessions, marked thus: Displays[●].

A final programme will be issued to all registered delegates shortly before the conference, together with full joining instructions. The registration desk at the conference will be open from 14.00 on 24th September.

REGISTRATION

Registration is £56 for the full conference (3 days) or £28 for a single day. The principal author of each paper, or the author who will deliver the paper at the conference, may register at the authors' rate of £48 for the full conference. Only one author may register at this rate for each paper. No special rate is given for single day registrations.

Full conference registration includes abstracts of the papers, an exhibition catalogue, lunches, dinners and refreshments, conference dinner and a

copy of the proceedings. One-day registration includes lunches, refreshments and abstracts of the papers. Please use the enclosed registration form. More copies are available from the Conference Organizers.

PAYMENT

Cheques should be made payable to IPC Business Press Ltd. CANCELLATION

CANCELLATION

Registrations may be cancelled up to 31st August 1974 without charge. Delegates cancelling after this are likely to forfeit part or all of their conference fee.

PROCEEDINGS

The proceedings of the conference will be published in early 1975. Each three-day delegate will be sent one copy. Other copies will be on sale at a reduced price to authors. Details will be sent to all delegates in December 1974. LANGUAGE

The conference language will be English.

MEALS AND REFRESHMENTS Lunch, dinner and morning and afternoon refreshments will be provided in Imperial College, immediately beside the conference and exhibition halls.

TRAVEL

Wakefield Fortune Ltd, Thames House, Millbank, London SW1 have been appointed travel agents to the conference. Contact Mr B. Hearn. Telephone: 01 834 7253. Telex: 917596.

ENQUIRIES

KEY DATES

Contact the Conference Organizers M.I. Dawes and G.W. Jones at: IPC House, 32 High Street, Guildford, Surrey, GU1 3EW England . Telephone: Guildford (0483) 71661 Telex: Scitechpress Gd 85556.

19th August - final date for papers

31st August - last date for cancellation

24th-27th September - exhibition open

25th-27th September - conference held

Jan/Feb 1975 - conference proceedings

published

EXHIBITION

The exhibition will provide a concentration of c.a.d. equipment and know-how for the engineers who are considering how to use c.a.d. in their own projects. An extensive array of the latest hardware, including plotters, display units, workstations, digitizers, minicomputers, disc and magnetic tape units and tape readers, will be shown, together with the latest in software packages for engineering and building design. The equipment on show will meet the needs of engineers in all branches of engineering, mechanical, civil, structural, chemical, electrical and electronic, as well as the specialist in c.a.d.

EXHIBITION CATALOGUE Full details of the exhibition will be contained in a catalogue available shortly before the conference. All delegates will receive one free copy.

Opening times:

Fuesday 24th:	14.00 - 18.00
Nednesday 25th:	10.00 - 18.00
Fhursday 26th :	10.00 - 18.00
Friday 27th:	10.00 - 14.00

For more information contact the Exhibition Manager, T.G. McGowran at IPC House, 32 High Street, Guildford, Surrey GU1 3EW, England.

The conference is organized by Computer Aided Design in collaboration with: Computer Aided Design Centre, Cambridge Displays and C.A.D. Groups of the British Computer Society Heat Transfer and Fluid Flow Service, Harwell

WEDNESDAY 25th SEPTEMBER

OPENING ADDRESS Professor Sir Hugh Ford

8 D.O. ORGANIZATION AND DRAFTING

- Ö The computer's place in the drawing office
- Speaker to be announced
- PD3 An automated drafting and circuit design package.
- 8 R.F. Alum (Bell Northern Research, Ottawa)
- Computer-aided drafting C.B. Besant and A. Jebb (Imperial College of Science and Technology, London)

A graphics database for engineering B. Bittner and R. Wolf (Xerox Corporation, El Segundo /Rochester)

MORNING COFFEE

8

1

8

പ്

8

4

Ö

The role of automatic digitizers in c.a.d. C.M. Williams (Virginia Polytechnic Institute)

Computer-aided construction of technical illustrations C.J. Richards (Lanchester Polytechnic, Coventry) N Computer-aided drafting in the bridge design office

I. Hamilton (CAD Centre, Cambridge)

SYTLYN – program for sight line calculation D.G. Davies and R. Penn (BSC Port Talbot, Glamorgan)

A. Craddock (University of Technology, Loughborough)

P.B. Jeffreys (Mott, Hay and Anderson, Croydon)

Highway and structural c.a.d. using a Cadmac graphics terminal

Computer-aided design and analysis of prestressed concrete bridge decks

8 Multi-user digitizing systems in cartography R.E. Grindley (Computer Equipment Co, UK)

D. Bond (Queens University, Belfast)

MECHANICAL ENGINEERING A system for the synthesis of mechine structures J.N. Siddall and D.J. Bonham (McMaster University, Ontario)

Computer-sided engine cam design A.Sarsten (Université de Sherbrooke, Quebec)

Program package for large deflection analysis of twin rods and their assemblies M. Konopasek (UMIST, Manchester)

SPREAD 3 - Finite element system for design and analysis of three-dimensional flat springs J.R. Wolberg and Y. Glazer (Technion, Haifa)

ELECTRICAL AND ELECTRONIC ENGINEERING

An algorithm for the realization of a ternary logical function R. Amer (Cairo University)

Circuit analysis programs in Europe and the USA J.R. Greenbaum (General Electric Co. Syracuse)

HEAT EXCHANGE AND FLUID FLOW

D. Butterworth and M.J.C. Moore (HTFS Harweil)

Computer-aided design of heat exchangers in a service

The specification of circularly symmetric corrugated

D.L. Critten (Kent Instruments Ltd, Luton)

Third generation computer-aided circuit analysis programs J.R. Greenbaum (General Electric Co, Syrecuse)

TASC1, A program for the design of shell-end-tube condensers

organization to industry M.J.C. Moore et al (HTFS, Harwell)

Shell-and-tube exchangers with condensation on the shell side

D. Chisholm and C. Cotchin (National Engineering Laboratory.

LUNCH INTERVAL CIVIL ENGINEERING

GRAPHICS •

Computer graphics in engineering design and menufacture *P. Aughton (BAC, Bristol)*

Techniques for improving the role of graphics in c.a.d. R.F. Allum (Bell Northern Research, Ottawa)

Computer graphics in the design and manufacture of node points in offshore oil rig substructures S.A. Abbas (Teesside Polytechnic, Middlesborough)

Interactive graphics - a little exploited medium for design M.D. Apperley (Imperial College, London)

Interactive graphics in civil engineering-portability and adaptability R.L. Schiffman et al (University of Colorado)

AFTERNOON TEA

RC - Building 1

C.a.d. systems for the water engineer V.P. Lane (General and Engineering Computer Services Ltd, Liverpool) Optimal design with fixed geometry 8 H. Multamaki (Teknillinen Laskenta, Helsinki) 1 Computer simulation of lake networks 1 H. Sorvari (Teknillinen Laskenta, Helsinki) 8

The use of the computer in civil engineering design M.R. Prince (Atkins Research and Development, Epsom)

Monitoring graphic techniques in design D.S. Willey and D. Yeomans (University of Liverpool)

The travelling road sweeper H.B. Humpidge (Sheffield, England)

A computer program introducing size constancy in the plane representation of tri-dimensional objects H.C. Reggini (Buenos Aires)

Computer graphics in art and design J.A. Vinge (Middlesex Polytechnic, Enfield)

Interactive design of optical filters A.C. Kileour (University of Glessow)

Computer animation C. Yi et al (Imperial Cellage, London)

Calculation of shell side pressure drop for segmentally baffled shell and tube heat exchangers by divided flow method

I.D.R. Grant (National Engineering Laboratory, East Kilbride)

The thermal design of plate fin reboilers T.D.A. Kennedy (HTFS, Harwell)

diaphragm configurations

East Kilbride)

Methematical modelling of radiant heat transfer J.S. Truelove (HTFS, Harwell)

īge 5

THURSDAY 26th SEPTEMBER

CHEMICAL ENGINEERING

Invited Review

J. Villadsen (Danish Technical University, Copenhagen) Computer-aided design of a reducing elbow for a penstock

V. Cugini et al (Institute of Mechanics and Machine Construction, Milan)

The dissemination of research expertise into chemical engineerina industry

D.G. Howes and M.E. Leesley (SCICON/CAD Centre)

SEMICONDUCTOR DEVICES

C.a.d. in semiconductor device problems G. Pierini (CISE, Milan)

The use of graph-theoretical methods for integrated circuit design W.M. VanCleemput (University of Waterloo, Ontario)

Design of IMPATT diodes S.R. Wilbur and D.L. Bates (University College, London)

Large-signal transistor modelling G.A. Richards (Marconi Research Laboratories, Great Baddow)

MORNING COFFEE

A user-oriented language and package for design of chemical processes R.W.H. Sargeant (Imperial College of Science and Technology, London)

Ň

ອ

8

8

0

8

g.

A rational approach to distillation simulation P. Winter (CAD Centre, Cambridge)

Thermal and stress analysis of an HTR vessel using graphics to 8

display the model

B. Spouner (Atkins Research and Development, Epsom)

BUILDING DESIGN AND ARCHITECTURE

HELP - housing evaluation layout package C. Aybet (ABACUS, Strathclyde University, Glasgow)

An approach to computer-aided architectural design B. David and V. Rivero (ENSIMAG, Grenoble)

From British research in the building sciences towards French implementation P.T. Daniel and F. Pavageau (Flintshire County Council/SERI

Program and data structures for computer-aided building

D. Kernohan (ABACUS Strathclyde University, Glasgow)

K. Mathur (ABACUS, Strathclyde University , Glasgow)

CASH - a computer-aided design tool for housing

J.C. Gray (Applied Research of Cambridge)

A.D. Hamlyn et al (Imperial College, London)

An integrated architectural c.a.d. system

Building design

A Main

Interactive building design

Towards computer-aided design in a private architectural practice J.A. Davidson (Gollins, Melvin, Ward & Ptnrs, London)

LUNCH INTERVAL

CONTROL SYSTEMS

Invited review: Software for control system design N. Munro (UMIST, Manchester) 8 C.a.d. of compensators for nonlinear control systems ഹ R.H. Davis and E. Kraemer (Heriot-Watt University, Edinburgh) An interactive program package for data analysis, system

Interactive graphics in the design of nonlinear control systems

CADCUM - a computer-aided control system design suite

8 identification and parameter estimation

M.J. Denham and L. Rigby (Imperial College, London) 4

D.C. Williams (Warren Spring Laboratory, Herts)

Classical control system design by interactive computer-aided methods K.C. Daly et al (Imperial College, London)

AFTERNOON TEA

J.O. Grav (UMIST, Manchester)

C a d of industrial control systems

A rationalized approach towards architectural design R. Th'ng (ABACUS, Strathclyde University, Glasgow)

An experiment in computer-aided architectural design J. Lansdown (Turner, Lansdown, Holt & Ptnrs London)

A cost advice aid for the building design team P. Purcell (Royal College of Art, London)

Automated architectural drafting system K. Sakakibrosa (Nikken Sekkei Co. Tokvo)

An historical cost benefit analysis of a computer system for architectural design W.R. Laxon and J.J. Lefevre (Informatique et Batiment, Paris)

GEOMETRICAL/SHAPE/SURFACE DESIGN •

Invited Review: surface and shape representation for c.a.d. M.A. Sabin (BAC, Weybridge)

Shape optimization of glass containers under external loads M. Crochet (Unite de Mecanique Appliquee, Belgium)

Some new shapes based on bicubic splines J.G. Hayes (National Physical Laboratory, Teddington)

Curve generation; a consideration of methods in relation to hardware implementation D.W.H. Hampshire and R.C. Osbaldeston (Portsmouth Polytechnic,)

Polynomial solines for both approximation and interpolation E. Kantorowitz (Technion, Haifa)

MANUFACTURING AND N.C.

Invited survey

J. Hatvany (Computer and Automation Institute, Budapest)

Computer aid in wing design R.S. Davis (BAC, Weybridge)

Cutting of two-dimensional rectangular plates N. Christofides (Imperial College, London)

Invited review: c.a.d. in shipbuilding R. Hurst (British Ship Research Association, Wallsend)

An artificial intelligence approach to manufacturing automation R.T. Chien and T. Woo (University of Illinois)

C.a. manufacture of mechanical components using a simplified cutting sequence M.H. Choudhury (Ferranti, Edinburgh)

Computer-aided pipe production system B. Dodd and J. Jack (Imperial College, London)

The application of c.a.d. techniques to machine tool design production and manufacture A. Jebb et al (Imperial College London)

The use of contours as an interface between c.a.d. and c.a.m. D.G. Wilkinson (National Engineering Laboratory, East Kilbride)

-0

'age

Interactive c.a.d. in shipbuilding AUTOKON F. Lillehagen (Central Institute for Industrial Research, Norway)

CONFERENCE DINNER

N. Munro (UMIST, Manchester)

The role of minicomputers in computer-aided system identification P.E. Weilstead (UMIST, Manchester) Modelling and control of an inverted pendulum using bond graphs B.A. White et al (UMIST, Manchester)

	FRIDAY 27th SEPTEMBER						
	STRUCTURAL ANALYSIS	PROJECT MANAGEMENT	FEACHING C.A.D.				
09.00 - 10.30	Invited survey, structural analysis programs	Information requirements of a design and consultancy organization L.B, Cousins (HTFS, Harwell)	Minimum cost allocations of dimensional tolerances- an optimizatio problem for courses in mechanical engineering design G. Actives and L. Ellis (Illocativessity of Salford)				
	G.M.J. Williams (Scott Wilson Kirkpatrick & Ptins, London) Beneated stiffords an association a minicomputer	The PD3 system project and document control P.M. Gray (Bell Northern Research, Ottawa)	o, Asiton and J. Ellis (University of Sallord) The teaching of c.a.d D.W.H. Hampshire (Postmouth Polytechus)				
	R.J. Cope (University of Liverpool)	Problems of establishing a computer department within the professional design office	D W.H. Hampshire (Portsmouth Polytechnic) The use of a matrix manipulative scheme in teaching of linear elastic analysis of structures B.S. Lee (University of Newcastle) C a.d. in university courses				
	Structural design on a minic omputer PEJ Cope and J.H. Bungev (University of Liverpool)	V.P. Lane (General and Engineering Computer Services, Liverpool)					
	thteractive graption on structural analysis	systems solutions R.K. Oatman (Computervision Cpn, Ainsterdam)	R.E. Radley (University of Sheffield)				
	WiS Electrand HAL Electric (imparial College London)	The specification and development of claud system: the relevance of task analysis J. Wood (Royal College of Art, London)	Education in c.a. El for post graduates D. Rzevski (Kingstonion Thames Polytechnic)				
	MORNING COFFEE						
	INGA — in interactive graphic system for structural analysis	BUILDING DESIGN: SERVICES AND STRUCTURES	OPTIMIZATION •				
11.00 - 12.30	T Grieger Foniversity of Studgarti Interactive for the electerist dica byperation for three-dimensional	Heating installation design in an integrated computer-aided building system: <i>D.W. Archer (Applied Research of Cambridge)</i>	SEA — a new algorithm for the solution of nonlinear optimization problems: A.H. Goddard and A.D. Rowe (Imperial College: Londor				
	Har active in the extension duck generation for three antensional plate structures H A Nasreldin (University of Leicester)	The monitoring of service networks <i>R. Baxter and R. Budy</i> (University of Combridge/Applied Records of Combridge)	NOC optimal S.E. Hersom (Hatfield Polytechnic, Herts)				
	The nevelopment of complex structures in the communications industry	Optimization of design parameters for refrigerated dehumidifiers	Optimization as a design tool R.M. Filmer (Building Research Establishment Watford)				
	A.T. Humphrey (Milroon: Co, Cheimstord) Computer aided an illysis and design of steel frames	using iterative simulation on a digital computer A. Igbal (Atkins Research and Development, Epsom)	Application of optimization techniques in communications system M.H.E. Ward (Pye Telecommunications Ltd, Cambridge)				
	Computer land an itysis and design of steel tranes L.J. Fieser et al (Reinsseiger Polytechnic Institute, New York)	Optimized silencing of high velocity air conditioning ducts A. Igbal and T.K. Willson (Atkins Research and Development, Epsom)	Sub-optimal solutions to combinatorial design problems A.D. Pearman (University of Leeds)				
	LUNCH INTERVAL						
	DISPLAYS	The design of portal frames by computer to strength and	RELIABILITY				
14.00 - 15.30	Invited survey. Interaction with visual information. D.J. Grover (NRDC: Londoii)	D. Anderson (University of Warwick)	Reliability assessment in computer-aided design R.N. Allan (UMIST, Manchester)				
	The HRD-1 a high resolution storage display G.S.B. Street (Laser Scan Ltd, Cambridge)	Structure evaluation in a closed building method H.M. Evans (Applied Research of Cambridge)	Using c.a.d. for reliability improvement A.A. Kaposi and C.D. Partridge (Kingstorf Polytechnic, Surrey)				
	A microprogrammed processing module for displays	Building design D.M. Curtis (Oscar Faber and Ptn r s, St. Albans)	A program to calculate mean time between failures A H Boyce (Marconi Research Laboratories Great Baddow)				
		Computer optimization for studying summertime temperatures in buildings R. Jones (Building Research Station, Watford)					
	AFTERNOON TEA						
	Displays and medical physics	BIBRACS an integrated computer system for architectural use	MANAGEMENT/GENERAL				
	J. CITTOR CONVERSITY CONEGE HOSPITAL, CONDON	D.H. MOUNTAID (DIOCKNOUSE STEEL STILLTUS ETC., WEST DIONWICH)	Methods for improving consumer acceptance of c a di programs				

17.30 Methods of using resources H. Smith, (University of Sheffield)

1

16.00

Grafting interactive graphics onto an existing batch system for architectural design W.R. Laxon (Informatique et Batiment, Paris)

Design of building structures using a minicomputer c.a.d. system *P.M. McLintock et al (Imperial College, London)*

Progress in the development and evaluation of CEDAR, a computer-aided building design system B.G.J. Thompson (Property Services Agency, Croydon)

MANAGEMENT/GENERAL

Methods for improving consumer acceptance of c.a.d. programs G.M. Mills (University of Bradford)

2

Security of data in c.a.d. systems — a cipher technique D.L. Williams (Bell Northern Research, Ottawa)

Modelling the design process G.L. Mallen (Royal College of Art, London)

Decentralized development for design automation) T.M. Korelitz (The Badger Company, Cambridge Mass.)



The goal of this symposium is to accelerate the exchange of information about the use of computers in advancing engineering technology. This exchange should benefit AEC research and development laboratories and help engineers bring to bear the latest techniques in computer use by:

- Sharing engineering computer codes among the laboratories.
- Creating an awareness of the current development of engineering codes.
- Discussing common problems and approaches in using computers.
- Exploring methods for more effective and efficient utilization.
- Stimulating creativity in computer use.

SUMMARY OF CUBE SYMPOSIUM PROGRAM

Wednesday, October 23

9:00 - 9:10 AM - Welcome by Dr. Roger Batzel
9:10 - 10:40 AM, Session 1 - COMPUTER FACILITIES REVIEW - Auditorium
11:00 - 12:00 Noon, Session 2 - COMPUTER GRAPHICS - Auditorium
1:00 - 2:15 PM, Session 3A - MECHANICAL ENGINEERING ANALYSIS I - Auditorium
1:00 - 2:20 PM, Session 4 - PROCESS CONTROL - Bldg. 111 Briefing Room
2:45 - 4:45 PM, Session 3B - MECHANICAL ENGINEERING ANALYSIS II - Auditorium
2:50 - 4:50 PM, Session 5 - DATA ACQUISITION - Bldg. 111 Briefing Room

Thursday, October 24

9:00 - 10:15 AM, Session 6 - CODE DEVELOPMENT I - Auditorium
9:00 - 10:15 AM, Session 9 - DATA ANALYSIS - Bldg. 111 Briefing Room
10:45 - 12:00 Noon, Session 7A - NETWORK ANALYSIS I - Auditorium
10:45 - 12:00 Noon, Session 10 - SYSTEMS ANALYSIS - Bldg. 111 Briefing Room
1:00 - 2:20 PM, Session 7B - NETWORK ANALYSIS II - Auditorium
1:00 - 2:15 PM, Session 11 - MECHANICAL ENGINEERING COMPUTER AIDED DESIGN - Bldg. 111

Briefing Rm.

2:50 - 4:40 PM, Session 8 - DIGITAL DESIGN - Auditorium 2:45 - 4:15 PM, Session 12 - CODE DEVELOPMENT II - Bldg. 111 Briefing Room

Friday, October 25

9:00 - 10:20 AM, Session 13A - MANAGEMENT & PHILOSOPHY I - Auditorium 9:00 - 10:30 AM, Session 14 - SIGNAL PROCESSING & NETWORK ANALYSIS III - Bldg. 111 Briefing Rm. 10:50 - 12:00 Noon, Session 13B - MANAGEMENT & PHILOSOPHY II - Auditorium

			4. 38/6.10 PM	intedanted C A D statem design
				A.I. LLEWELTE, C A D Contro, C onbridge ,
	THESHIP, BEASING	1 IP. 130	6. 10/6. 16 PW	fine at for a
S WINE DURING TO UN AND THE WINE			6.16/6.66 PW	VIBUALIBATION - Graphics display terminal
IN IT TO IN TOWN AND AND AND AND AND AND AND AND AND AN	1	to loome - Anglespection		8.C. FASTNAS, C & D Centre, Cambridge, V.E.
LT DE L'ESPACE		diloonsion by U. FildChif - Director of the 20145 and Chir	1. 11/0 M	Quastions
		Introduction by R. RANN - 'Mildration & I'Infor- matique'	- 10 - 1	DIBURA : "BUPPER CANTAGRAD"
		SESSION I - President i In State (gra/cua) Registrate, R.F.A	NEWESDAY, NEGER	ER 11, 1974
	10.15/11.30 AN	CENNIAL : sounds a ganoral and integrated 		SESSION III - President : N.A. SABIN (a.A.c) Krymidae, U.K
		R. JACQUART, P. BROBIER, P.E. VALETTE, ONERA- CERT, Poulouso, Pranos	8/10.15 AM	PUBCTIONS AND STRUCTURE OF THE INPORTUNE
NO RK , HOP		Presentation of min years of the autom. Description of the team : i inquego, data-base, data-fass with applications propreme, data-base, programming.		11974 POR TECHNOLOGI - I 8 T Profession Inn Pabl, Technicola Misariitäs Artis 2.1.1. Pabl, Technicola Misariitäs
	11.30/11.46 AN	Que e sí es a		Desoription of the functions of the system
UN FOMEUTIR ALDED DISIGN SYSTEMS	11. 45/18. 65 AN	HIRIAN : a gampal, programming system for 		menagement, audogetom management, film menage Ment, data management, promodure menagement and command menagement of the IST. Presentation
		01af IATBIR, Danmark : Ingoniorakadomi, Lyngby, Danmark.		of the secential features of the internal logic of the IST mailers. Methodelogy of abbystem Developments of scored of the second
10 - 11 DE CE MMER 1974		Mmin feature of the ayoum are dispussed : the different language leads, thispraches of configuration spectman. Acts recented - Imfeaturation	10.15/16.30 AN	erestone and sumples from processo
		of the system.	10.46/33 AN	ROSST : a PL 1 based integrated C A D system
i Ág passaugia	18-48 4M/ 18 MI	guestions.		Dootor SCRLECHTERDARL - Loraforookungosentrum/ IfR, Estieruhe, R.P.A.
- DELECATION A L'INCOMMATIONS				the fellowing points will be amphaeized : spitem philosophy and concepts, medule mana-
- and Distriction des Machagan		SESSION II - PRESIDENT I N, (FRANCE)		the FLP - presedent language, problem of the language definition and presesting.
			11/11-14 AN	
				Lunca
	1. 40/1. 46 M			SESSION IV : MAREL DISCUSSION
	8. 41/1. 11 M	BASIC BOPTWAR FOOLS FOR C A D		Ancalment : N. NAALT (TROMOM CAT, PRESIMENT of the felloci contribution
		0100 (Anghico Befauro) 0.0. Manual 0.1 Science Contrideo 2.5		
	1. 01/1. 10 M			
	3. 30/0.10 M	Milboo : early service of an futegrated C A B		articletes and semant the works presented all.
Administration Administrative forreteriat		J. HIMS, C A D Contro, Combridge, N.I.	3. 36/6 PW	Meeneeten
4. VALLATAK A. LATU UDDERTE	4. 10/4.15 M	fireo tí me	2 -	Mazi allocution from R. MAMBAT. Meastion das Rechryches at Abyans d'Presis
	1. M/4. 10 M			
	÷			



REQUIREMENTS FOR SUBMITTING PAPERS

If you plan to submit a paper, you should send three copies of the paper (rough drafts are acceptable) to the program chairman no later than January 2, 1975.

Accompanying the draft should be the full name, address, and telephone number of the principal author, with whom all further direct communication will be conducted.

Notification of acceptance will be sent to you during the first week of February, 1975. After notification of acceptance, you will receive detailed instructions on the format to be observed in typing the final copy. To insure the availability of Proceedings at the Workshop, your final manuscript will be due April 21, 1975.

Final papers should be no longer than 5000 words, and the presentation should be limited to 20 minutes. Projection equipment for 35mm slides and viewgraph (overhead projector) foils will be available for every talk. Please indicate what, if any, additional audio-visual aids you require.

Program Chairman

Rough drafts are to be sent to the Program Chairman:

S. A. Szygenda The University of Texas Electrical Engineering Department (ENS 515) Austin, Texas 78712 512-471-7365

R. B. Hitchcock

Sponsors

The sponsors of the Design Automation Workshop are the ACM (Association for Computing Machinery) Special Interest Group on Design Automation and IEEE (Institute of Electrical and Electronics Engineers) Computer Society.

Design Automation

Design Automation implies the use of computers as aids to the design process.

In the broadest sense, the design process includes everything from specifying the characteristics of a product to meet a marketing objective to enumerating the details of how it is to be manufactured and tested.

Thus design automation embraces applications from one end of the design process to the other.

Site of 12th DAW

Statler Hilton Hotel Park Square at Arlington Street June 23, 24, 25, 1975



CALL FOR PAPERS

Workshop on Computer Hardware Description Languages and Their Applications

September 3-5, 1975 New York City, New York USA

Increasing interest and attention have been given to the areas of computer-aided logic/ system design and documentation. A good computer hardware description language (CHDL) can be used for describing, documenting, simulating and implementing digital systems. The 1973 and 1974 workshops have been held in New Jersey, and West Germany respectively. The Third Workshop on CHDL will be held the week before the 1975 COMPON (September 9-11, Washington, D.C.)

Papers in the following and related areas will be considered:

- 1. New concepts for description languages
- 2. Constructs and mechanisms in computer descriptive languages
- 3. Comparison of languages
- 4. Applications of languages in documentation, simulation and hardware implementation
- 5. Hardware compiler (translator) implementation
- 6. System simulation
- 7. Computer-aided logic synthesis, logic synthesizer implementation
- 8. Experience on using languages, simulators, translators and logic synthesizers
- 9. Analysis of Digital Systems
- 10. Different levels of CHDL
- 11. Future prognosis

Information regarding the Workshop can be obtained from:

Professor Stephen Y. H. Su

Workshop Chairman

Department of Electrical Engineering

The City College, City University of New York

New York, N.Y. 10031

Telephone: (212) 621-2392

(212) 621-2248 (secretary)

You are invited to submit 3 copies of the paper in 10 to 20 double-spaced typewritten pages to: Professor Donald L. Dietmeyer

Department of Electrical and Computer Engineering

University of Wisconsin

Madison, Wisconsin 53706

Telephone: (608) 262-3890, 262-3840

The deadling for submitting the papers is March 1, 1975. The papers will be reviewed by the referees.

There will be a session for presenting the most recent results. Authors who would like to talk in this session should submit two copies of the summary to Dr. Dietmeyer by June 1, 1975. Papers for this session will not be published in the Proceedings.



Sponsored by ACM/SIGDA SIGMOD/SIGGRAPH

September 15-17, 1975

University of Waterloo Ontario, Canada

PUBLICATION

Papers accepted for presentation at the workshop will be published in a volume of workshop proceedings. This will be presented to participants at the workshop registration.

If you are interested in participating in this workshop, you are invited to submit a paper for presentation. Please send notice of your intention to submit a paper and a brief statement of the paper's main points by January 20, 1975 to:

Dr. Robin Williams Program Chairman IBM Research Division (K54/282) Monterey & Cottle Roads San Jose, California 95193, USA CALL FOR PAPERS

Workshop on Data Bases For Interactive Design

Many computer-aided design systems operate on large volumes of graphical and nongraphical data. Special consideration must be given to data base management systems and working data subsets. A need exists for standardization data base organizations in business and scientific applications.

In this spirit SIGDA, SIGGRAPH, and SIGMOD (the special interest groups of the ASSOCIATION FOR COMPUTING MACHIN-ERY for Design Automation, Graphics, and Management of Data) in co-operation with the University of Waterloo are jointly sponsoring a workshop which will bring together designers who use large quantities of data and computer scientists who develop the interactive data base and graphics systems. The workshop is intended to explore mutual areas of interest and to promote an understanding of interrelated problems.

TOPICS

- Data Base Management Systems and their potential application in computer assisted design.
- Interactive computer graphics systems including data base support.
- Design automation involving large volumes of data.
- Data distribution in design applications (intelligent satelites, data networks).

OBJECTIVES

- Stimulate the development of data base technology and its potential applications in design.
- Examine the role of interactive graphics in the design data base environment.
- Provide a forum for interaction between computer scientists and those involved in the design process.

IMPORTANT DATES

- January 20, 1975 Notice of intention to submit a paper due.
- March 15, 1975 First draft of manuscript; 5000 words or less, due for review.
- May 15, 1975 Authors notified of acceptance of papers.
- July 1, 1975 Final revision of manuscript due.
- September 15-17, 1975 Workshop meets at the University of Waterloo, Ontario, Canada.



NATIONAL CONFERENCE OCTOBER 20-22, 1975 RADISSON HOTEL • MINNEAPOLIS, MINNESOTA

PRELIMINARY CALL FOR PAPERS

Deadline for submission of technical papers to ACM '75 is 1 March 1975. The technical program will consist of sessions organized by ACM Special Interest Groups and Committees, as well as sessions devoted to special topics of current interest (such as Microprocessors, Computing Networks, Finance/Banking), tutorials, and student papers.

You are invited to indicate your interest in submitting a paper for ACM '75 by sending the completed coupon below to:

J. B. Rosen Technical Program Chairman, ACM '75 114 Main Engineering Building University of Minnesota Minneapolis, Minnesota 55455

Additional detailed information will be sent you when we receive your expression of interest.

I plan to submit a paper to ACM '75 in the following general category:

- □ 1. Computer Hardware and Architecture
- \Box 2. Software

□ 3. Mathematical Aspects of Information Processing

- □ 4. Systems for Management and Administration
- □ 5. Applications to Science, Technology and Humanities
- □ 6. Student Paper Competition
- 7. Other Topic of Current Interest DESIGN AUTOMATION

Indicate SIG/SIC Category (if appropriate) _______

City _____ State _____ Zip _____

Address _____

COMPUTERS AND THE QUALITY OF LIFE

SIGMOD

(Formerly SIGFIDET)

INTERNATIONAL WORKSHOP MANAGEMENT OF DATA: DESCRIPTION, ACCESS AND CONTROL

MAY 14-16 San Francisco Bay Area

The fourth annual Workshop on the Management of Data sponsored by SIGMOD (formerly SIGFIDET) will be held in the San Francisco Bay Area on May 14-16 1975, prior to the National Computer Conference.

The objectives of the workshop are to 1) classify the basic issues in the utilization, development and processing of data bases and 2) present relevant research on and solutions to recognized data base problems. Discussion by active practitioners on the presented papers will take place in the form of audience interaction, forums and working sessions.

Suggested topics for this workshop include, but are not necessarily limited to, the following:

Data Base Access, Design, Requirements, Recovery and Privacy Data Base Reorganization: Restructuring and Reformatting Data Translation (Methodology, Research and Practice) Data Definition Languages

- Data Dictionaries
- Data Structures

Data Base Management Systems: Relational, Network, Hierarchical (Utilization, Design, Evaluation Requirements)

. User Views of Data (End user _____ System Programmer)

YOUR HELP IS REQUESTED

Members of the University of Oklahoma Student ACM Chapter are making up a list of particularly good computing articles undergraduate and beginning graduate students should read.

THE MAIN CRITERIA SEEM TO BE:

1. The author should know what he is talking about and should express it well.

2. The paper should be understandable to a college senior majoring in mathematics and/or computing sciences.

Please suggest articles which you feel students would benefit from reading.

A copy of their final list will be sent to those recommending articles. It should be informative to see what students recommend that students read -- and what they omit.

Send your suggestions to:

Richard V. Andree 601 Elm, Room 423 The University of Oklahoma Norman, Oklahoma 73069

The FORUM

Starting with this issue we are carrying a regular feature called The FORUM. Its purpose will be to provide a formal medium through which readers may exchange ideas, critique articles appearing in the newsletter (or elsewhere for that matter), and answer other FORUM letters. Address your letters to The FORUM and mail them to me. I will start the ball rolling with the following view point.

For as long as I can remember, developers of design automation systems (for electronic circuits) have had as their goal the <u>elimination</u> of manual layout of circuits. What do we have to show for that effort? Systems that are really very inadequate when applied to real, everyday circuits.

The best inroads into real automation of design have come in the areas of thin film or MOS/LSI - but what about the printed wiring board? Who can say they have a DA system that can handle a general class of PWB's - DIP's, discretes, transformers, capacitors, various ways of distributing power and ground, etc.?

Now, who can say they worked on such a system - everybody! Maybe much of that work was wasted. Maybe we would have been much further ahead if we had been working instead on better tools for the draftsman. Imagine if all development work on PWB DA systems had been geared toward better tools rather than toward doing the complete job automatically. We would be getting out PWB's much faster.

We are beginning to see such systems now (Foster, Calafiore, "A System for MultiLayer Printed Miring Layout", 1974 DA Workshop), and I suggest we should have been designing these systems all along.

> DAVID W. HIGHTOWER RM 2B312A Bell Labs Holmdel, MJ 07733

A RESPONSE

Here at LLL we're exploring the approach of using an interactive graphics terminal to develop a (potentially incomplete) design specification in terms of logic schematics and mechanical layout diagrams. The graphics design file would then be processed by programs which would add details and produce various types of outputs.

The schematic data entry scheme appears attractive for several reasons. First, the set of schematic and mechanical layout blueprints are the basis for all design, fabrication and maintenance work here. Manual translation of rough design schematics into any other format represents needless extra work. This approach also permits orderly evolution of a system which would eventually provide a wide spectrum of services, requiring less and less information to be manulally provided during design data entry.

It appears that many designers prefer to develop rough designs in schematic form. Therefore, interaction using any non-graphical medium would require a tedious translation or abstraction process, clearly an undesirable situation.

It is not presently clear that the capital expenditure necessary to provide this service is justifiable, but we are certain that such a capability could be developed. More information concerning this system will be available shortly.

> Robert J. Smith, II L-156 Lawrence Livermore Laboratories P. O. Box 808 Livermore, California 94550

Review of <u>Structural Mechanics</u> <u>Computer Programs</u>

In June, University Press of Virginia published <u>Strucutral Mechanics</u> Computer Programs, Surveys, Assessments, and Availability. The book contains most of the papers presented at the International Symposium on Structural Mechanics Computer Software which was held at the University of Maryland from 12 -14 June.

Some structural engineers, architects, and mathematicians have referred to this book as a bible. Time will tell if they are correct. Certainly many of the papers do contain descriptions of systems and programs. For instance, there is a paper on GEVESYS, which is a machine-independent software sharing system. Also, there are several papers like "Nonlinear Continua" by Van Risemann, Stricklin, and Haisler. This paper presents an abstract of over forty computer programs and contains an appendix which lists the source of 33 programs.

A few other papers proceed in the same vein. Yet not all structural programs are similarly treated, or even mentioned. Nor is all the information completely correct. Still, this book deserves commendation, if only for its unique attempt to provide a single source of information.

Many of the programs in this book are universal enough to appeal to all programmers. Plus there are survey papers which should be beneficial to both the scientific and business computer communities, such as the one by Jackie Potts - a founder of SIGGRAPH - entitled "For the Computer Gourmet - Graphics." It covers the history and present state-of-the-art of the entire computer graphics field. To those who use it wisely, this book should provide a savings of both time and money.

There are two indexes. The first is a subject index of structural mechanics computer programs without any page numbers. If a desirable program is found, its page number must be located in the second index. This is an alphabetical listing giving page numbers. Unfortunately, there is not title or author index. Hopefully this omission will be corrected in future printings.

There are 1105 pages. The book sells for \$20 from the University Press of Virginia, Charlottesville, Virginia.

Jackie Potts Jackie Potts Executive Committee SIGGRAPH Code 1745 Structures Department Naval Ship Research & Development Center Bethesda, Md.

31

Paper Review--

Routeing according to a Structured Biplanar Scheme in Printed Boards," G. Alia, G. Frosini and P. Maestrini, Computer Aided Design, Vol. 5 No. 3 (July 1973), pp. 152-159.

The problem described involves placement and interconnection of a single module type on two layer boards. Modules are assigned to one side of the board, with the legal locations forming a uniform grid. A channel-type routine scheme is used, with horizontal and vertical channels on separate layers.

The procedures described seek to minimize conducting path area, hence (indirectly) total path length. Via count and engineering constraints are apparently not considered.

Module placement starts with cedomposition of the modules into column sets, using connectivity within and between column sets as the basis for partitioning. Connectivity within column set is used to determine relative positioning within column. Column adjacency determination resembles some force-directed placement schemes, although column orientation appears to have been arbitrary.

A conventional channel router scheme is used to determine interconnection paths. The technique was implemented in APL on a S/360-67. The following results are extracted from the text of the paper. A pseudo-random problem containing 6 rows and 7 columns of legal locations contained 42 modules (14 pins each).

Placement	Column Assignment	3	36
	Module Exchanges	30	1
	Module Ordering	3	51
	Column Ordering	1	11
	Horizontal Segment Distribution	0	34
Interconnection	Horizontal Segment Assignment	0	39
	Vertical Segment Assignment	2	47
	Total	42	39

The system required 20,000 bytes of memory, according to the authors.

Based on experimental analysis, the authors conclude that the module exchange plase of column (cluster) assignment is unjustified and should be omitted.

Rob Smith

MTN

...

To be published in COMPUTER, December 1974

A Survey of Computer Hardware Description Languages in U.S.A.

Stephen Y. H. Su Department of Electrical Engineering The City College City University of New York New York, N.Y. 10031

ABSTRACT

One important goal in digital engineering is to find a language which is <u>descriptive</u>, efficient for <u>simulation</u> and <u>automatic hardware implementation</u> purposes.

In this paper, the different levels of CHDL (computer hardware description languages) are introduced. Existing CHDL are surveyed and the features of these languages are pointed out. A table lists the names of CHDL, the authors, and the references. It also points out what language each CHDL is adapted from and reports the status of the implementation of these languages. Suggestions for overcoming the difficulties of using CHDL for computer-aided system/logic design are given.

+ This work is supported by the City University of New York Faculty Research Program under Grant No. 10597.

A Bibliography of Theses on Digital Design Automation.

by W.N. vanCleemput Department of Computer Science University of Waterloo Waterloo, Ontario, Canada

This bibliography contains most of the doctoral dissertations in the area of design automation of digital systems. A number of master's theses is also included. For most doctoral theses, a reference is made to the issue of Dissertation Abstracts, containing a description of the thesis and the University Nicrofilms order number is included. When known, the NTIS (National Technical Information Service) accession number is given.

An index by area as well as an index by degree-granting institution follow the listing.

1 ABEL,L.C.

ON THE AUTOMATED LAYOUT OF MULTI-LAYER PLANAR WIRING AND A RELATED GRAPH COLORING PROBLEM. UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE, PHD THESIS, COORD. SCIENCE LAB (CSL) REPT R-546, JAN 1972

2 APTE, R. N.

DERIVATION OF NEAR MINIMAL TEST SETS AND FAULT PARTITIONING TECHNIQUES SOUTHERN METHODIST UNIV, PHD THESIS, 1973; SUP:S.A. SZYGENDA; DISS ABSTR, VOL 34, NO 8, P 3782B; UNIV MICROFILMS 74-5164.

3 ASHKINAZY, A. H.

FAULT DETECTION IN ASYNCHRONUS SEQUENTIAL MACHINES PHD THESIS, COLUMBIA UNIV, NY, 1970

4 BARAY, M.B.

A LANGUAGE FOR AUTOMATPD LOGIC DESIGN PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1970,125 PP ; DISS ABSTR, VOL 31, NO 10, P 5920B ; UNIV MICROFILMS, NO 71-9760

5 BEARNSON, L.W.

DESIGN OF MINIMUM FAULT TEST SCHEDULES AND TESTABLE REALISATIONS FOR COMBINATIONAL LOGIC CIRCUITS PHD THESIS, AUBURN UNIV, 1970, 149 P; DISS ABSTR, VOL 31, NO 6, P 3386B; UNIV MICROFILMS NO 70-22627; SUP: C.C.CARROLL.

6 BEDNAR, G. M.

AN ASYNCHRONOUS CIRCUIT DESIGN LANGUAGE SYSTEM UNIV OF MISSOURI, ROLLA, PHD THESIS, 1972, 157 P; DISS ABSTR, VOL 34, NO 8, P 3782B; UNIV MICROFILMS 74-4337.

7 BELT, J.E.

A HEURISTIC SEARCH APPROACH TO TEST SEQUENCE GENERATION FOR AHPL DESCRIBED SYNCHRONOUS SEQUENTIAL CIRCUITS UNIV OF ARIZONA, PHD THESIS, 1973, 208 P; SUP:F.J.HILL; DISS ABSTR, VOL 34, NO 3, P1102B; UNIV MICROFILMS NO 73-20626

8 BENGTSON, A. H.

ACHIEVING FAULT TOLERANCE THROUGH INHERENT REDUNDANCY TECHNIQUES IN SMALL MICROPROGRAMMED COMPUTERS PHD_THESIS, PURDUE UNIV, 1972, 229 P; DISS ABSTR, VOL 33, NO 9, P 4273B; UNIV MICROFILMS NO 73-5987; SUP:F.W.MOWLE

9 BORGSTAHL, R.W.

DIGITAL SYSTEM DESIGN AND SIMULATION PHD THESIS, IOWA STATE UNIV, 1972, 116PP, SUP A.V. POHM; DISS ABSTR, VOL 33, NO 8, P 3643B; UNIV MICROFILMS NO 73-3859.

10 BOSSEN, D.C. SFLF-DIAGNOSABLE DECOMPOSITION OF SEQUENTIAL MACHINES PHD THESIS, NORTHWESTERN UNIV, 1968, 67 PP; DISS ABSTR, VOL 29, NO 7, P 2428B; UNIV MICROFILMS NO 69-1799 11 BOSWELL, F.R. A DIAGNOSTIC COMPUTER SYSTEM FOR FAULT DIAGNOSIS OF DIGITAL CIRCUITS PHD THESIS, CASE WESTERN RESERVE UNIV, 1972, 244 PP. DISS ABSTR, VOL 33, NO 4, P 1496B ; UNIV MICROFILMS NO 72-26138 12 BOUTE, R.T. FAULTS IN SEQUENTIAL MACHINES : ALGEBRAIC PROPERTIES AND DETECTION METHODS PHD THESIS, STANFORD UNIV, DEPT OF EL.ENG., 1973, 335P DISS ABSTR, VOL 33, NO 12, P 5818B; UNIV MICROFILMS NO 73-14866. 13 BRADSHAW, F.T. STRUCTURE AND REPRESENTATION OF DIGITAL COMPUTER SYSTEMS PHD THESIS, CASE WESTERN RESERVE UNIV, 1971, 246 P ; DISS ABSTR, VOL 32, NO 5, P 2648B ; UNIV MICROFILMS NO 71-22783. ALSO: REPT 1114, JENNINGS COMPUTER CENTER, CASE WESTERN RESERVE UNIV, JAN 1971 14 BREUFR.M.A. THE USE OF MATHEMATICAL PROGRAMMING IN THE IMPLEMENTATION OF BOOLEAN SWITCHING FUNCTIONS PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1964 15 BROWN, K.F. THE USE OF INTERACTIVE COMPUTER GRAPHICS FOR TEACHING ELEMENTARY NETWORK ANALYSIS UNIV OF UTAR, PHD THESIS, 1973, 281 P; SUP: R.E. STEPHENSON; DISS ABSTR, VOL 34, NO 7; UNIV MICROFILMS 74-177. 16 BROWN, T.J. AN AUTOMATED DIGITAL DESIGN LANGUAGE FOR CLODS (COMPUTERIZED LOGIC-ORIENTED DESIGN SYSTEM) AIR FORCE INST OF TECHNOLOGY, WRIGHT PATTERSON AFB, OHIO, SCHOOL OF ENGINEERING, MASTER'S THESIS, JUNE 1973, 198 P; ALSO REPORT NO GE/EE/73S-1; NTIS AD 768 346/ 9GA 17 BURNETT, G.J. DESIGN LANGUAGE FOR DIGITAL SYSTEMS MIT, DEPT OF EL ENG, N.S. THESIS, AUG 1965 18 CANNON, D.L. COMPUTER-AIDED INTEGRATED CIRCUIT RELIABILITY ANALYSIS PHD THESIS, UNIV OF HOUSTON, 1970, 268 PP ; DISS ABSTR, VOL 31, NO 12, P 7286B ; UNIV MICROFILMS NO 71-15466 19 CANTER, L.H. TEST SEQUENCE GENERATION FOR MICROELECTRONIC CIRCUITS UNIV OF SOUTHERN CALIFORNIA, PHD THESIS, 1973, 290 P; SUP: I. REED; DISS ABSTR, VOL 34; UNIV MICROFILMS 73-31331 20 CARROLL, J.J. FXAMINATION OF SEQUENTIAL CIRCUITS - A WODEL AND A WETHOD PHD THESIS, ILLINOIS INSTITUTE OF TECHNOLOGY, 1972, 107 P; DISS ABSTR, VOL 33, NO 8, P 3644B; UNIV NICROFILMS NO 73-3620; SUP: H.P. MESSINGER AND G.A. FISHER. 21 CARTER.E.A. FAULT TEST GENERATION FOR SEQUENTIAL CIRCUITS DESCRIBED IN AHPL UNIV OF ARIZONA, PHD THESIS, 1973, 183 P; SUP: F.J. HILL; DISS ABSTR, VOL 34, NO 11; UNIV MICROFILMS 74-11209 DIGITAL DESIGN LANGUAGE/AHPL 22 CAVALLO, N.B. DIGITAL COMPUTER SIMULATION FOR DESIGN APPLICATIONS NAVAL ACADEMY, ANNAPOLIS, MD, TRIDENT SCHOLAR REPORT, MAY 1973; ALSO REPT USNA-TSPR-39; NTIS AD 769 504/ 2GA

23 CHANG.L.C. COMPUTER SYSTEMS DIAGNOSIS USING GRAPH THEORY UNIV OF TEXAS, AUSTIN, WASTER'S THESIS, WAY 1970 24 CHANG.L.C. SOME DIAGNOSTIC APPROACHES FOR CONPUTER SYSTEM DESIGN PHD THESTS, UNIV OF TEXAS, AUSTIN, 1972, 102PP SUPERVISOR C.V. RAMAMOORTHY DISS ABSTR, VOL 33, NO 9, P 4274B; UNIV NICROFILMS NO 73-7528. 25 CHAPPELL, S.G. AUTOMATIC TEST GENERATION FOR ASYNCHRONOUS DIGITAL CIRCUITS NORTHWESTERN UNIV, PHD THESIS, 1973, 139 P; DISS ABSTR VOL 34, NO 9; UNIV MICROFILMS 74-7722 26 CHEN.F.T. AN ALGORITHM FOR THE MINIMISATION OF TWO-LEVEL NULTIPLE-OUTPUT NETWORKS PHD THESIS, UNIV OF ILLINOIS, URBANA-CHANPAIGN, 1970, 139 PP DISS ABSTR VOL 31, NO 5, P 2620B ; UNIV MICROFILMS NO 70-20938 27 CHESAREK, D.J. FAULT DETECTING EXPERIMENTS FOR SEQUENTIAL MACHINES PHD THESIS, STANFORD UNIV, 1972, 187 PP, DEPT OF EL ENG; DISS ABSTR VOL 33, NO 5, P 2071B ; UNIV MICROFILMS NO 72-30607 28 CLEGG, F.W. ALGEBRAIC PROPERTIES OF FAULTS IN LOGIC NETWORKS PHD THESIS, STANFORD UNIV, DEPT OF EL ENG, 1970, 184 PP ; DISS ABSTR VOL 31, NO 8, P 4678B ; UNIV MICROFILMS NO 71-2745 29 COHEN.D.J. COMPUTER BASED FAULT ANALYSIS OF DIGITAL SYSTEMS REPT CSRR-2020, UNIV OF WATERLOO, DEPT OF APPLIED ANALYSIS AND COMPUTER SCIENCE, 1970 (PH D THESIS) 30 CORK, R.C. AUTOMATIC TEST VECTOR GENERATION MASTER'S REPT, DEPT OF INDUSTRIAL ENG, ARIZONA STATE UNIV, FEB 1972 31 CRALL, R.F. IDDAP - INTERACTIVE CONPUTER ASSISTANCE FOR CREATIVE DIGITAL DESIGN PHD THESIS, UNIV OF MISSOURI, ROLLA, 1970, 70 PP ; DISS ABSTR VOL 32, NO 3, P 1561B ; UNIV NICROFILMS NO 71-22386 32 CUSTEAU, G.R. ASPECTS OF THE DESIGN OF MAINTAINABLE COMPUTERS UNIV OF WATERLOO, PHD THESIS, 1971 33 CUTLER,A.B. COMPUTER DESIGN OF INTEGRATED NPN TRANSISTORS MASTER'S THESIS, ARIZONA STATE UNIV, SEP 1969 34 DANIELSON.G.H. APPLICATIONS OF LINEAR GRAPH THEORY TO AUTOMATED NETWORKS LAYOUT PHD THESIS, SYRACUSE UNIV, 1969, 125 PP; DISS ABSTR VOL 30, NO 12, P 5494B ; UNIV MICROFILMS NO 70-10334 REPT R69ELS73, GENERAL ELECTRIC CO, ELECTRONICS LAB, SYRACUSE 35 DARRINGER, J.A. THE DESIGN, SINULATION AND AUTONATIC INPLEMENTATION OF DIGITAL COMPUTER PROCESSORS PHD THESIS, DEPT OF COMPUTER SCIENCE, CARNEGIE MELLON UNIV, NAY 1969, 333 P DISS ABSTR, VOL 30, NO 5, P 2169B; UNIV MICROFILNS, NO 69-19088 36 DAS, P. FAULT DETECTION EXPERIMENTS ON STRUCTURALLY DECOMPOSABLE SEQUENTIAL MACHINES PHD THESIS, CLARKSON COLLEGE OF TECHNOLOGY, 1973, 97 PP; SUP : D.E. FARMER ; DISS ABSTR, VOL 34, NO 1, P 173B; UNIV MICROFILMS, NO 73-14850

37 DAS.S. FAULT-TOLERANT DIGITAL SYSTEMS USING FAIL-SAFE LOGIC WASHINGTON UNIV, D.SC. THESIS, 1973, 190 P; SUP: Y.H. CHUANG AND R.O. GREGORY; DISS ABSTR, VOL 34, NO 12; UNIV MICROFILMS 74-13803 38 DAVIDSON, E.S. AN ALGORITHM FOR NAND DECOMPOSITION OF COMBINATORIAL SWITCHING FUNCTIONS PHD THESIS, UNIV OF ILLINOIS, 1968, 242 PP ; DISS ABSTR VOL 29, NO 7, P 2431B ; UNIV NICROFILMS NO 69-1329 ALSO: REPT R-382, COORD SCIENCE LAB, UNIV OF ILLINOIS, JUNE 1968 39 DAVIS,R.F. FAULT TESTING IN CONBINATORIAL AND SEQUENTIAL TREE CIRCUITS PHD THESIS, WASHINGTON STATE UNIV, 1972, 219 PP, SUP K.C. WANG DISS ABSTR VOL 32, NO 12, P 6970B ; UNIV NICROFILMS NO 72-18511 40 DEPOLIGNAC UTILISATION DU LANGUAGE CASSANDRE POUR LA CONCEPTION DES MACHINES MICROPROGRAMMEES THESIS, UNIV DE GRENOBLE, 1973 41 DEVANEY, M.J. FAULT DIAGNOSIS AND SELF-REPAIR IN OPERATIONAL SYNCHRONOUS DIGITAL SYSTEMS PHD THESIS, UNIV OF MISSOURI, COLUMBIA, 1971, 249 PP; SUP G.V.LAGO ; DISS ABSTR VOL 32, NO 5, P 2702B; UNIV MICROFILMS NO 71-30641 42 DIEPHUIS, R.J. FAULT ANALYSIS FOR COMBINATIONAL LOGIC NETWORKS PHD THESIS, MIT, DEPT OF EL ENG, SEPT 1969 43 DIRECTOR, S.W. AUTOMATED NETWORK DESIGN ; PRINCIPLES AND TECHNIQUES PHD THESIS, UNIV OF CALIFORNIA, BERKELEY, 1968, 276 PP ; DISS ABSTR VOL 29, NO 12, P 4652B ; UNIV MICROFILMS NO 69-10279 44 DIXON, A.H. ON THE EFFECT OF CLIQUE DETECTION IN GRAPHS UNIV OF BRITISH COLUMBIA, PHD THESIS, 1973; DISS ABSTR, VOL 34, NO 12 45 DU.M.W. MULTIPLE FAULT DETECTION IN COMBINATIONAL CIRCUITS PHD THESIS, DEPT OF COMPUTER SCIENCE, JOHN HOPKINS UNIV, 1972 46 DULEY, J.R. DDL - A DIGITAL SYSTEM DESIGN TRANSLATOR PHD THESIS, UNIV OF WISCONSIN, 1967, 221 P, SUP D.L. DIETMEYER DISS ABSTR VOL 28, NO 8, P 3282B ; UNIV MICROFILMS NO 67-12116 47 EDGECOMBE, J.A. NICROPROGRAM SINULATION. UNIV OF WATERLOO, MASTER'S THESIS, 1971 48 FARMER, D.B. FAULT DETECTION EXPERIMENTS FOR SEQUENTIAL MACHINES PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1970, 100 PP, SUP E.J. SMITH ; DISS ABSTR VOL 31, NO 6, P 3325B ; UNIV MICROFILMS NO 70-26042 49 FIGUEROA, N.A. ANALYSIS OF LANGUAGES FOR THE DESIGN OF DIGITAL COMPUTERS MASTER'S THESIS, UNIV OF ILLINOIS ; ALSO REPT R-611, MAY 1973, 133 PP ; NTIS AD762381 50 FIKE.J.L. HEURISTIC AND ADAPTIVE TECHNIQUES FOR DIAGNOSTIC TEST GENERATION PHD THESIS, SOUTHERN METHODIST UNIV, 1972, 215 PP, SUP S.A. SZYGENDA ; DISS ABSTR VOL 33, NO 12, P 5764B ; UNIV MICROFILMS NO 73-14472

51 FLETCHER, A.J. COMPUTER PROGRAMS FOR THE LAYOUT OF INTEGRATED CIRCUITS PHD THESIS, UNIV OF MANCHESTER, 1970 52 FLOMENHOFT, N.J. ALGEBRAIC TECHNIQUES FOR FINDING TESTS FOR LOGICAL FAULTS IN DIGITAL CIRCUITS LEHIGH UNIV, PHD THESIS, 1973, 105 P; DISS ABSTR, VOL 34, NO 11; UNIV NICROFILMS 74-11346 53 FOIK.F.F. INTERACTIVE GRAPHICS INTERFACE FOR DIGITAL LOGIC SIMULATOR MASTER'S THESIS, AIR FORCE INST OF TECHNOLOGY, WRIGHT PATTERSON AFB, OHIO, SCHOOL OF ENGIN, MARCH 1973, 171 PP (NTIS AD760530) 54 FOLEY, J.D. OPTIMUM DESIGN OF COMPUTER DRIVEN DISPLAY SYSTEMS. UNIV OF MICHIGAN, SYSTEMS ENGINEERING LAB, REPT 34, ANN ARBOR, 1968 (PHD THESIS), 274 P DISS ABSTR, VOL 30, NO 5, P 2171B; UNIV MICROFILMS, NO 69-18002 55 FRANKE, E.A. AUTOMATED FUNCTIONAL DESIGN OF DIGITAL SYSTEMS PHD THESIS, CASE WESTERN RESERVE UNIV, 1967, 166 P; SUP: H.MERGLER; DISS ABSTR, VOL 29, NO 1, P 181B; UNIV MICROFILMS, NO 68-10156 56 GABOW, H.N. IMPLEMENTATION OF ALGORITHMS FOR MAXIMUM MATCHING OF NONBIPARTITE GRAPHS STANFORD UNIV, PHD THESIS, 1974, 248 P; DISS ABSTR, VOL 34, NO 12; UNIV MICROFILMS 74-13628 57 GAULT, J.W. THE APPLICATION OF FAULT INDISTINGUISHABILITY IN CONBINATIONAL NETWORKS PHD THESIS, UNIV OF IOWA, 1969, 101 PP, SUP J.P. ROBINSON DISS ARSTR VOL 30, NO 9, P 4131B ; UNIV MICROFILMS NO 70-4362 ALSO: REPT THEMIS-UI-TR-13, JULY 1969 (NTIS AD 692 420) 58 GENTRY.M.L. A COMPILER FOR COMPUTER HARDWARE EXPRESSED IN MODIFIED APL PHD THESIS, UNIV OF ARIZONA, 1971, 137 PP, SUP F.J. HILL DISS ABSTR VOL 32, NO 3, P 1499B; UNIV NICROFILMS NO 71-24908 59 GORMAN, D.F. A SYSTEM DESCRIPTIVE LANGUAGE PHD THESIS, UNIV OF PENNSYLVANIA, DEPT OF EL ENG, APRIL 1968, 346P DISS ABSTR, VOL 29, NO 7, P 2435B; UNIV MICROFILMS, NO 69-110 6C GOSTELOW, K.P. LOGIK - A SYSTEM FOR THE COMPUTER-AIDED SELECTION AND ASSIGNMENT OF ELECTRONIC NODULES UCLA, DEPT OF ENG, REPT 68-8, MARCH 1968 61 GRAY, F.G. FAULT TOLERANCE, DETECTION AND LOCATION IN ABSTRACT COMBINATIONAL NETWORKS PHD THESIS, UNIV OF MICHIGAN, 1971, 340 PP, SUP J.F. MEYER DISS ARSTR VOL 32, NO 7, P 3943B ; UNIV NICROFILMS NO 72-4882 62 GRISWOLD, V.N. VECTOR GENERATION FOR FAULT DIAGNOSIS IN LOGIC CIRCUITS ARIZONA STATE UNIV, PHD THESIS, 1974, 140 P; DISS ABSTR, VOL 34, NO 11; UNIV MICROFILMS 74-10713 63 GROENIG, S.R. SELF FAULT DETECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS MS THESIS, UNIV OF IDAHO, 1971

38

64 HANEY, F.M. USING A COMPUTER TO DESIGN COMPUTER INSTRUCTION SETS PHD THESIS, CARNEGIE WELLON UNIV 65 HARTNAN, D.W. AN ALGORITHM FOR FAULT DETECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS MASTER'S THESIS, MIT, DEPT OF EL ENG, JUNE 1968 66 HAYES, J.P. A STUDY OF DIGITAL NETWORK STRUCTURE AND ITS RELATION TO FAULT DIAGNOSIS PHD THESIS, UNIV OF ILLINOIS, URBANA CHAMPAIGN, 1970, 141 PP DISS ARSTR, VOL 31, NO 9, P 5366B ; UNIV MICKOFILMS NO 71-5122 ALSO: UNIV OF ILLINOIS, CSL, REPT R-467, WAY 1970 (NTIS AD 707691) 67 HEMMING.C.W. FUNCTIONAL SIMULATION TECHNIQUES FOR DESIGN VERIFICATION AND FAULT INSERTION IN ELECTRONIC DIGITAL SYSTEMS PHD THESIS, SOUTHERN METHODIST UNIV, CS/OR CENTER, SEPT 1971,126 P DISS ABSTR, VOL 32, NO 3, P 4599B ; UNIV NICROFILMS, 72-6358 68 HEMPHILL, J. M. THE DEVELOPMENT OF PROCEDURES FOR THE ANALYSIS AND SYNTHESIS OF A HIGHLY DEFINED CLASS OF FAULT TOLERANT COMPUTER SYSTEMS PHD THESIS, SOUTHERN METHODIST UNIV, 1971, 127 PP , SUP S.A. SZYGENDA ; DISS ABSTR VOL 32, NO 8, P 4532B ; UNIV MICROFILMS 72-6359 69 HOOVER, L.R. SECONDARY TECHNIQUES FOR INCREASING FAULT COVERAGE OF FAULT DETECTION TEST SEQUENCES FOR ASYNCHRONOUS SEQUENTIAL NETWORKS PHD THESIS, UNIV OF MISSOURI, ROLLA, 1972, 76 PP ; DISS ABSTR VOL 34, NO 1, P 220B ; UNIV MIDROFILMS NO 73-17064 70 HORNFECK, W.A. EFFICIENT GENERATION OF NININUN FAULT TEST SCHEDULES FOR CONBINATIONAL LOGIC NETWORKS PHD THESIS, AUBURN UNIV, 1971, 189 PP, SUP C.C. CARROLL; DISS ABSTR VOL 32, NO 6, P 3356B; UNIV MICROFILMS NO 72-679 71 HOULE.J.L. A FORMAL LANGUAGE FOR DESCRIBING DIGITAL SYSTEMS UNIV OF WATERLOO, PHD THFSIS, 1974 72 HSIER.E.P. OPTIMAL CHECKING EXPERIMENTS FOR SEQUENTIAL MACHINES ENG SC D THESIS, COLUMBIA UNIV, NY, 1969 73 JAGADEESAN.N.N. MININISATION OF EXCLUSIVE -OR AND LOGICAL- EQUIVALENCE CIRCUITS SC.D. THESIS, WASHINGTON UNIV, 125 PP, 1971, SUP Y.H. CHUANG ε D.F. WANN ; DISS ABSTR VOL 32, NO 2, P 939B ; UNIV MICROFILMS NO 71-19844 74 JAUCH, H.E. A NEW ALGORITHM FOR DETECTING FAULTS UNIV OF MINNESOTA, PHD THESIS, 1973, 120 P; DISS ABSTR, VOL 34, NO 11; UNIV NICROFILMS 74-10526 75 JOHNSON, D. B. ALGORITHMS FOR SHORTEST PATHS CORNELL UNIV, PHD THESIS, 1973, 162 P; DISS ABSTR, VOL 34, NO 7; UNIV MICROFILMS 73-31823 76 KAMAL,S. DIAGNOSIS OF INTERNITTENT FAULTS IN DIGITAL SYSTEMS PHD THESIS, MICHIGAN STATE UNIV, 1972, 156 PP ; DISS ABSTR VOL 33, NO 11, P 5241B ; UNIV MICROFILMS NO 73-12748 77 KAWASAKI,T. OPTIMAL NETWORKS WITH NOR-OR GATES AND WIRED-OR LOGIC UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE, MASTER'S THESIS, JAN 1974, 104 P; ALSO REPT DCS-R-74-623; NTIS PB 228 474/ 3GA

SOME GRAPH PARTITIONING PROBLEMS RELATED TO PROGRAM SEGMENTATION 78 KERNIGHAN, B.W. PHD THESIS, PRINCETON UNIV, 1969, 171 PP ; DISS ABSTR, VOL 30, NO 5, P 2177B ; UNIV MICROFILMS NO 69-18168 79 KIME . C. R. A FAILURE DETECTION WETHOD FOR SEQUENTIAL CIRCUITS DEPT OF EL ENG, UNIV OF IOWA, REPT 66-13, JAN 1966 (PHD THESIS) 80 KLAYTON, A.R. FAULT ANALYSIS FOR CONPUTER NEWORY SYSTEMS AND CONBINATIONAL LOGIC NETWORKS PHD THESIS, LEHIGH UNIV 1971, 181 PP; DISS ABSTR VOL 32, NO 5, P 2710B ; UNIV MICROFILMS NO 71-27723 81 KNUDSEN.M.J. PMSL - AN INTERACTIVE LANGUAGE FOR SYSTEM LEVEL DESCRIPTION AND ANALYSIS OF COMPUTER STRUCTURES PHD THESIS, CARNEGIE WELLON UNIV, 1972, 262 P DISS ABSTR, VOL 34, NO 3, P 1067B; UNIV MICROFILMS NO 73-21081 ALSO NTIS AD762 513 82 KO, D.C.C. SELF CHECKING OF MULTIPLE OUTPUT CONBINATIONAL CIRCUITS USING FORCED PARITY TECHNIQUE UNIV OF SOUTHERN CALIFORNIA, PHD THESIS, 1973, 157 P; SUP: M.A. BREUER; DISS ABSTR VOL 34, NO 7; UNIV MICROFILMS 73-31361 83 KOHAVI, I. FAULT DETECTION EXPERIMENTS FOR LOGICAL NETWORKS PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1970, 108 PP SUP E.J. SMITH ; DISS ABSTR, VOL 31, NO 7, P 4047B ; UNIV MICROFILMS NO 70-26071 84 KOVIJANIC, P. AN INTERACTIVE SYSTEM AS A TOOL FOR AUTOMATED LOGICAL DESIGN CASE WESTERN RESERVE UNIV, MASTER'S THESIS, 1973 85 KREINICK,S.J. A COMPUTER PROGRAM TO DESIGN PRODUCTION SPECIFICATIONS FOR INTEGRATED CIRCUIT TRANSISTORS MASTER'S THESIS, IOWA STATE UNIV, FEB 1970 86 LAMBERT, A.G. IICADS - INTEGRATED INTERACTIVE COMPUTER AIDED DESIGN SYSTEM PHD THESIS, UNIF OF MISSOURI, ROLLA, 1972, 86 PP ; DISS ABSTR, VOL 34, NO 1, P 222B ; UNIV MICROFILMS, NO 73-17087 87 LANDGRAFF, R.W. FAULT DETECTION, LOCATION AND RECOVERY ALGORITHMS IN THE DESIGN OF NAINTAINABLE SYSTEMS PHD THESIS, NORTHWESTERN UNIV, 1970, 127 PP ; DISS ABSTR, VOL 31, NO 10, P 5980B ; UNIV MICROFILMS, NO 71-10146 88 LEAVENE, R.W. ASYNCHRONOUS COMPUTER SIMULATION OF DIGITAL NETWORKS UNIV OF MISSOURI, COLUMBIA, PHD THESIS, 1972, 162 P; SUP G.V.LAGO AND R.A.WAID; DISS ABSTR, VOL 34, NO 3, P 1106B; UNIV MICROFILMS, NO 73-21450 89 LEE.S.M. STRUCTURE AND DIAGNOSIS OF SEQUENTIAL MACHINES UNIV OF MISSOURI, COLUMBIA, PHD THESIS, 1972, 74 P; DISS ABSTR, VOL 34, NO 3, P 1106B; UNIV MICROFILMS, NO 73-21452

90 LEKKOS.A.A. FUNCTIONAL SIMULATION TECHNIQUES FOR A TIME DOMAIN INTERCHANGEABLE FUNCTIONAL AND GATE-LEVEL SIMULATION ENVIRONMENT PHD THESIS, SOUTHERN METHODIST UNIV, 1972, 181P(SUPERVISOR S.A. SZYGENDA) ; DISSERATION ABSTRACTS, VOL 33, NO 9, P 4234B, MARCH 1973, UNIVERSITY MICROFILMS, ORDER NO 73-5202 91 LEWIS, R.S. AN APPROACH TO TEST PATTERN GENERATION FOR SYNCHRONOUS SEQUENTIAL CIRCUITS PHD THESIS, SOUTHERN NETHODIST UNIV, 1967, 129 PP, SUP F.W. TATUM DISS ABSTR, VOL 29, NO 3, P 1007B ; UNIV MICROFILMS, NO 68-11843 92 LIBERMAN, A. H. A SYSTEM FOR COMPUTER AIDED SYNTHESIS OF DIGITAL LOGIC CIRCUITS D.FNG. THESIS, UNIV OF DETROIT, 1968, 139 PP ; DISS ABSTR, VOL 30, NO2, P 650B ; UNIV MICROFILMS, NO 69-12317 93 LIDDELL.P. DECOUPAGE SYNTAXIQUE DE SYSTEMES LOGIQUES DECRITES EN CASSANDRE THESIS, UNIV OF GRENOBLE, NARCH 1970 94 LIU.T.K. SYNTHESIS OF LOGIC NETWORKS WITH MOS COMPLEX CELLS PHD THESIS, UNIV OF ILLINOIS, 1972, 232 PP; DISS ABSTR, VOL 33, NO 10, P 4761B ; UNIV MICROFILMS, NO 73-9985 95 LUKES, J.A. COMBINATORIAL SOLUTIONS TO PARTITIONING PROBLEMS PHD THESIS, STANFORD UNIV, 1972, 130 PP; DISS ABSTR, VOL 33, NO 5, P 2081B ; UNIV NICROFILMS, NO 72-30665 96 MANDELL, R.L. TOOLS FOR THE CONSTRUCTION OF DESIGN AUTOMATION SYSTEMS PHD THESIS, UCLA, 1968 & UCLA REPT 69-6, JAN 1969 UNIV MICROFILMS, NO 69-5335 97 MARIN.M.A. INVESTIGATIONS OF THE FIELD OF PROBLEMS FOR THE BOOLEAN ANALYSER PHD THESIS, UCLA, 1968, 187 P, SUP: A.SVOBODA; DISS ABSTR, VOL 29, NO 6, P 2040B; UNIV MICROFILMS, 68-16560 98 MARTINEK.A. COMPUTER-GENERATED PRINTED CIRCUIT ARTWORK M.A.SC. THESIS, UNIV OF WATERLOO, DEPT OF MECHANICAL ENG., **APRIL 1970** 99 NEHTA, N.A. A METHOD FOR OPTIMIZING THE DIAGNOSTIC RESOLUTION OF INPUT/OUTPUT FAULTS IN DIGITAL CIRCUITS PHD THESIS, ILLINOIS INST OF TECHNOLOGY, 1971, 227 PP; SUP: H.P. MESSINGER & W.B. SMITH ; DISS ABSTR, VOL 32, NO 11, P 6402B ; UNIV MICROFILMS, NO 72-16188 100 MERNET, J. DEFINITION DU LANGAGE CASSANDRE THESIS, INAG, UNIVERSITE DE GRENOBLE, MARCH 1970 101 MERMET, J. ETUDE METHODOLOGIQUE DE LA CONCEPTION ASSISTEE PAR ORDINATEUR DES SYSTEMES LOGIQUES : CASSANDRE D.SC. THESIS, UNIV DE GRÉNOBLE, APRIL 1973 102 MICKELSON, C.T. A REVISED HARDWARE LOGIC SIMULATOR M.S. THESIS, CASE WESTERN RESERVE UNIV, 1969 103 MONDSCHEIN, L.F. COMBINATORIAL ORDERING AND THE GEOMETRIC EMBEDDING OF GRAPHS MIT - LINCOLN LAB, TECHNICAL NOTE 1971-35, AUG 1971 ; ALSO: PHD THESIS, HARVARD UNIV (REPT ESD-TR-71-243)

105 NOBLIN, J.B. A CONPARISON OF THE VARIOUS METHODS OF FAULT DETECTION PHD THESIS, MISSISSIPPI STATE UNIV, 1972, 121 PP , DEPT OF EL ENG, SUP R.D. GUYTON ; DISS ABSTR, VOL 33, NO 12, P 5831B ; UNIV MICROFILMS, NO 73-13619 106 OESTREICHER, D. AUTOMATIC PRINTED CIRCUIT BOARD DESIGN PHD THESIS, UNIV OF UTAH, DEPT OF CS, REPT UTEC-CSC-72-119, JUNE 1972; ALSO: NTIS AD 762 921 107 OMOHUNDRO.W.E. FLOWWARE - A FLOW CHARTING METHOD TO DESCRIBE DIGITAL SYSTEMS UNIV OF MISSOURI, ROLLA, PHD THESIS, 1973, 107 P; DISS ABSTR VOL 34, NO 9; UNIV NICROFILMS 74-4362 INTERACTIVE DIGITAL DESIGN SYSTEM 108 00MS.W.J. MINIMIZATION OF INCOMPLETELY SPECIFIED SEQUENTIAL NACHINES UNIV OF ILLINOIS, COORD SCIENCE LAB, MASTER'S THESIS, JUNE 1973, 60 P; ALSO REPT R-614; NTIS AD 766 747/ 0 109 PAGE, E.W. PROGRAMMABLE ARRAY REALIZATIONS OF SEQUENTIAL MACHINES DUKF UNIV, PHD THESIS, 1973, 156 P; SUP: P.N. MARINOS DISS ABSTR, VOL 34, NO 9; UNIV NICROFILMS 74-7557 110 PAL.D. A LOGIC DESIGN LANGUAGE FOR COMPUTER AIDED DESIGN N. PHIL. THESIS, UNIV OF SOUTHAMPTON, 1971 111 PALMQUIST, S.R. DELAY FREE REALIZATION OF ASYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS USING CONSTRAINED GATE DELAY RATIOS UNIV OF ILLINOIS, COORD SCIENCE LAB, MASTER'S THESIS, JULY 1973, 41 P; ALSO REPT R-616; NTIS AD 766 748/ 8 112 PARNAS, D.L. SYSTEM FUNCTION DESCRIPTION ALGOL PHD THESIS, CARNEGIE MELLON UNIV, DEPT OF EE, FEB 1965 113 PITT, D.A. DESIGN OF TOTALLY SELF-CHECKING ASYNCHRONOUS SEQUENTIAL MACHINES UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE, MASTER'S THESIS, SEPT 1973, 39 P; ALSO REPT DCS-R-73-593; NTIS PB 224 540/ 5GA 114 PLINER, N.S. PDNS - A PRIMITIVE DATA BASE NANAGEMENT SYSTEM FOR REPRESENTING DATA IN AN INFORMATION SHARING ENVIRONMENT PHD THESIS, CASE WESTERN RESERVE UNIV, SEPT 1971, 264 PP; DISS ABSTR, VOL 32, NO 8, P 4535B ; UNIV MICROFILMS, NO 72-6325 115 PLISCH, D.C. NEW RESULTS CONCERNING SEPARATION THEORY OF GRAPHS PHD THESIS, UNIV OF WISCONSIN, 1970, 22C P DISS ABSTR, VOL 31, NO 11, P 6616B; UNIV MICROFILMS 71-2234 116 POACE, J.F. THE DERIVATION OF OPTIMUM TESTS FOR LOGIC CIRCUITS PHD THESIS, PRINCETON UNIV, 1963 117 POTASH,H. A DIGITAL CONTROL DESIGN SYSTEM PHD THESIS, UCLA, 1969, 248 PP, SUP G. ESTRIN : DISS ABSTR, VOL 30, NO 8, P 3600B ; UNIV MICROFILMS, NO 70-2246 ALSO: UCLA, REPT 69-21, MAY 1969 118 PUMPLIN, B.A. A PROGRAMMING SYSTEM FOR THE SIMULATION OF DIGITAL MACHINES PHD THESIS, IOWA STATE UNIV, 1971, 157 PP ; SUP A.V. POHM; DISS ABSTR, VOL 32, NO 8, P 4600B ; UNIV MICROFILMS, NO 72-5249

119 RODE . N.A. OPTIMIZING BOOLEAN EQUATION SIMPLIFICATION PHD THESIS, UNIV OF CINCINNATI, 1969, 113 PP ; DISS ABSTR, VOL 30, NO 11, P 5009B ; UNIV MICROFILMS, NO 70-9808 120 ROSE, C. W. A SYSTEM OF REPRESENTATION FOR GENERAL PURPOSE DIGITAL COMPUTER SYSTEMS PHD THESIS, CASE WESTERN RESERVE UNIV, 1970, 208 PP; DISS ABSTR, VOL 32, NO 2, P 880B; UNIV MICROFILMS, NO 70-19047 ALSO: REPT 1113, JENNINGS COMPUTER CENTER, CASE WESTERN RESERVE UNIV, AUG 1970 121 ROSE, N.A. COMPUTER-AIDED DESIGN OF PRINTED WIRING BOARDS PHD THESIS, UNIV OF EDINBURGH, APRIL 1970 122 ROUSE, D.M. A SIMULATION AND DIAGNOSIS SYSTEM INCORPORATING VARIOUS TIME DELAY MODELS AND FUNCTIONAL ELEMENTS PHD THESIS, UNIV OF MISSOURI, ROLLA, 1970, 145 PP ; DISS ABSTR, VOL 31, NO 11, P 6618B ; UNIV MICROFILMS, NO 71-12320 123 ROY.B.K. FAULT DETECTION AND DIAGNOSIS IN COMBINATIONAL CIRCUITS OHIO UNIV, DEPT OF EL ENG, REPT EER-16-17, 177 PP , NOV 1972 (NTIS AD 754 029) 124 RUBIN,F. PRINTED WIRE ROUTING FOR MULTILAYER CIRCUIT BOARDS PHD THESIS, SYRACUSE UNIV, 1972, 308 PP DISS ABSTR, VOL 33, NO 9, P 4236B; UNIV MICROFILMS 73-7767 125 RUSSELL, J. D. ON THE DIAGNOSABILITY OF DIGITAL SYSTEMS UNIV OF WISCONSIN, PHD THESIS, 1973, 177P; SUP: C.R. KIME; DISS ABSTR, VOL 34, NO 9; UNIV MICROFILMS 73-27125 126 RUTMAN, R.A. LOGIK: A SYNTAX-DIRECTED COMPILER FOR COMPUTER BIT-TIME SIMULATION N.S. THESIS, UCLA, AUG 1964 127 RYNICKER, R.W. MACHINE TRANSLATION OF A DIGITAL DESIGN LANGUAGE M.S. THESIS, DEPT OF EL ENG, UNIV OF WISCONSIN, 1967 128 SALISBURY, A.B. EVALUATING MICROPROGRAMMED EMULATORS STANFORD UNIV, PHD THESIS, 1973, 196 P; DISS ABSTR, VOL 34, NO 9; UNIV MICROFILMS 74-6541 129 SAWIN.D.H. DESIGN OF FAULT DETECTING ASYNCHRONOUS SEQUENTIAL CIRCUITS MS THESIS, UNIV OF IDAHO, 1971 130 SCHERTZ, D.R. ON THE REPRESENTATION OF DIGITAL FAULTS PHD THESIS, UNIV OF ILLINOIS, 1969, 69 PP ; DISS ABSTR, VOL 30, NO 7, P 3187B ; UNIV MICROFILMS, NO 70-968 ;ALSO: UNIV OF ILLINOIS, CSL, REPT R-418 ; (NTIS AD 688 836) 131 SCHNEIDER.P.R. SYNTHESIS OF MULTIPLE OUTPUT COMBINATIONAL LOGIC USING A LIBRARY OF FUNCTIONALLY PACKAGED STRUCTURES PHD THESIS, UNIV OF WISCONSIN, 1966 132 SCHORR.H. TOWARDS THE AUTOMATIC ANALYSIS AND SYNTHESIS OF DIGITAL SYSTEMS PHD THESIS, PRINCETON UNIV, DEPT OF EL ENG, DEC 1962

133 SCHROEPPEL, E.A. GRAPH PARTITIONING PHD THESIS, POLYTECHNIC INST OF BROOKLYN, 1971, 251 PP ; SUP : E.J. SMITH & A.C. MCKELLAR ; DISS ABSTR, VOL 32, NO 5, P 2719B ; UNIV MICROFILMS, NO 71-29105 134 SETH.S.C. FAULT TESTING IN CONBINATIONAL CELLULAR ARRAYS PHD THESIS, UNIV OF ILLINOIS, URBANA-CHANPAIGN , 1976, 68 PP ; DISS ABSTR, VOL 31, NO 9, P 5373B ; UNIV MICROFILMS NO 71-5231 135 SHAPIRO.G.N. A FUNCTIONAL APPROACH TO STRUCTURED COMBINATIONAL LOGIC DESIGN STANFORD UNIV, PHD THESIS, 1974, 176 P; DISS ABSTR, VOL 34, NO 12; UNIV MICROFILMS 74-13688 136 SHINUZAKI.T. COMPUTER PROGRAM FOR DESIGNING OPTIMAL NETWORKS WITH MOS GATES UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE, APRIL 1972, 121 P 137 SHIREY.R.W. IMPLEMENTATION AND ANALYSIS OF EFFICIENT GRAPH PLANARITY TESTING ALGORITHMS PHD THESIS, UNIV OF WISCONSIN, 1969, 110PP 138 SHRADFR.R.W. A LOGIC DESIGN PROCEDURE TO FACILITATE FAULT DEFECTION PHD THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1971, 192 PP ; DISS ABST, VOL 32, NO 8, P 4602B ; UNIV MICROFILMS, NO 72-7058 ALSO: RFPT R-513, UNIV OF ILLINOIS, DEPT OF COMPUTER SCIENCE. (NTIS AD 726 382) 139 SKITEK.D.G. INVESTIGATIONS ON THE SYNTHESIS AND FAULT DIAGNOSIS OF COMBINATIONAL NAND NETWORKS USING COVER-KEY TECHNIQUES ARIZONA STATE UNIV, PHD THESIS, 1973, 236 P; SUP: E.R.ROBBINS DISS ABSTR, VOL 34; UNIV MICROFILMS 73-26140 140 SMITH.D.L. MODELS AND DATA STRUCTURES FOR DIGITAL LOGIC SINULATION MIT, MASTER'S THESIS, 1966 141 SMITH.R.J. SYNTHESIS REURISTICS FOR LARGE ASYNCHRONOUS SEQUENTIAL CIRCUITS PHD THESIS, UNIV OF MISSOURT, ROLLA, 1970, 88 PP ; DISS ABSTR, VOL 31, NO 11, P 6619B ; UNIV MICROFILMS 71-12310 142 STEVENS, J.E. FAST HEURISTIC TECHNIQUES FOR PLACING AND WIRING PRINTED CIRCUIT BOARDS PHD THESIS, UNIV OF ILLINOIS, URBANA-CHAMPAIGN, 1972, 126 PP; DISS ABSTR, VOL 34, NO 2, P 629B ; UNIV MICROFILMS, NO 73-17438 143 STORY, J.R. STATE ASSIGNMENT OPTIMIZATION FOR SYNCHRONOUS SEQUENTIAL MACHINES PHD THESIS, UNIV OF ALABAMA, 1971, 133 PP ; DISS ABSTR, VOL 32, NO 1, P 949B ; UNIV MICROFILMS NO 71-20122 144 SU,Y.H. COMPUTER ORIENTED ALGORITHMS FOR SYNTHETIZING MULTIPLE OUTPUT COMBINATIONAL AND FINITE MENORY SEQUENTIAL CIRCUITS PHD THESIS, UNIV OF WISCONSIN, 1967, 148 PP ; SUP D.L. DIETMEYER 145 SUNG.C.H. FAULT DETECTION AND LOCATION IN SEQUENTIAL CEILULAR ARRAYS PHD THESIS, UNIV OF TEXAS, AUSTIN, A971, 80 PP ; SUP C.L.COATES; DISS ABSTR, VOL 32, NO 11, P 6408B ; UNIV MIROFILMS NO 72-15842 146 SVISCO,N.J. COMPUTERIZED LOGIC-ORIENTED DESIGN SYSTEM AIR FORCE INST OF TECHNOLOGY, WRIGHT PATTERSON AFB, OHIO, SCHOOL OF ENGINEERING, MASTER'S THESIS, JUNE 1973, 164 P; ALSO REPT GE/FE/735-6; NTIS AD 768 349/ 3GA

147 TAMMARU, E. EFFICIENT TESTING OF CONBINATIONAL LOGIC CELLS IN LARGE SCALE ARRAYS PHD THESIS, STANFORD UNIV, 1968, 128 PP: UNIV NICROFILMS NO 69-301 148 TANAKA,C. PARALLEL SIMULATION OF DIGITAL SYSTEMS M.S. THESIS, UNIV OF ILLINOIS, 1970, ILLIAC IV DOCUMENT 211 149 TANG, Y.S. GENERATION OF FAULT-DETECTION TESTS FOR CONBINATIONAL CIRCUITS AND SEQUENTIAL MACHINES. PHD THESIS, NORTHWESTERN UNIV, 1971, 76 PP ; DISS ABSTR, VOL 32, NO 9, P 5191B ; UNIV MICROFILMS, NO 72-7847 15C TARJAN, R.E. AN EFFICIENT PLANARITY ALGORITHN PHD THESIS, STANFORD UNIV, NOV 1971, 16C PP, REPORT CS-244-71; DISS ABSTR, VOL 32, NO 12, P 6974B ; UNIV NICROFILMS, NO 72-16807 151 TAXIN, H. N. INTERACTIVE GRAPHICS AND THE COMPUTER AIDED DESIGN OF DIGITAL SYSTEMS PHD THESIS, UCLA 1970 ; ABSTRACT IN DISSERTATION ABSTRACTS VOL 31, NO 2, P 7329B, CRDER 71-16,367 152 TYLASKA, T.T. FAULT DETECTION IN SEQUENTIAL NACHINES PHD THESTS, UNIV OF HOUSTON, 1972, 177 PP; DISS ABSTR, VOL 33, NO 9, P 4282B ; UNIV NICROFILMS, NO 73-6365 ; ALSO, REPT NUSC-TR-4421, NAVAL UNDERWATER SYSTEMS CENTER, NEWPORT, KI (NTIS AD 750 266) 153 ULRICH, J.W. A COMPUTATIONAL THEORY OF PLANAR IMBEDDING PHD THESIS, UNIV OF TEXAS, AUSTIN, 1968 DISS ABSTR, VOL 19, P 3840B; UNIV MICROFILMS 69-6231 154 VANCLEEMPUT, W.N. AN INTERACTIVE SYSTEM FOR COMPUTER AIDED DESIGN OF PRINTED CIRCUIT BOARDS N. MATH THESIS, UNIV OF WATERLOO, DEPT OF APPLIED ANALYSIS AND COMPUTER SCIENCE, DEC 1971; ALSO REPORT CSRR-2064 155 VLACK, D. COMPUTER SINULATION OF DIGITAL SYSTEMS ON THE HARDWARE LEVEL PHD THESIS, CASE INST OF TECHNOLOGY, 1967, 193 P, SUP:H.W.MERGLER; DISS ABSTR, VOL 28, NO 6, P 2435B; UNIV MICROFILMS 67-16108 156 WAKERLEY, J.F. LOW-COST ERROR DETECTION TECHNIQUES FOR SMALL COMPUTERS STANFORD UNIV, PHD THESIS, 1974, 232 P; DISS ABSTR, VOL 34, NO 12; UNIV NICROFILMS 74-13702 157 WANG, D.T.W AN ALGORITHM FOR THE GENERATION OF TEST SETS FOR COMBINATIONAL LOGIC NFTWORKS STANFORD UNIV, PHD THESIS, 1974, 147 P; DISS ABSTR, VOL 34, NO 12; UNIV MICROFILMS 74-13704 158 WANG, Y.Y. CONBINATIONAL LOGIC DESIGN AND TEST BY TI 960A MINICOMPUTER CASE WESTERN RESERVE UNIV, MASTER'S THESIS, 1973 159 WATERS.N.C. COMPUTER AIDS TO LOGIC SYSTEMS DESIGN PHD THESIS, UNIV OF SOUTHAMPTON, 1972 160 WILKENS.E.J. OPTIMAL REPRESENTATIONS OF FINITE STATE MACHINES FOR CONPUTER SINULATION PHD THESIS, UNIV OF PENNSYLVANIA, 1971, 221PP ; SUP H. YANADA; DISS ABSTR, VOL 32, NO 4, P 2113B ; UNIV MICROFILMS, NO 71-26110

161 YANG,S.C. MULTIPLE FAULT DETECTION IN LOGIC CIRCUITS NORTHWESTERN UNIV, PHD THESIS, 1973, 73 P; DISS ABSTR, VOL 34, NO 9; UNIV MICROFILMS 74-7852

162 ZUMBRO, P.E.

1

THE ANALYSIS AND SYNTHESIS OF A COMPUTER SYSTEM ARCHITECTURE CAPABLE OF ON-DEMAND FAULT-TOLERANT COMPUTING PHD THESIS, SOUTHERN METHODIST UNIV, 1972, 136 PP (SUPERVISOR S.A. SZYGENDA); DISSERTATION ABSTRACTS, VOL 33, NO 9, P 4236B, MARCH 1973; UNIV MICROFILMS, OPDER NO 73-5208

INDEX BY TOPIC.

1. Logic Design Algorithms: 14, 26, 38, 73, 77, 84, 92, 94, 108,
109, 111, 119, 131, 135, 136, 138, 141, 143, 144, 156, 158,159
2. Digital Design Languages: 4, 6, 13, 16, 17, 31, 35, 40, 46, 49,
55, 58, 59, 71, 81, 93, 100, 101, 107, 110, 112, 117, 126, 126,
127, 132, 146
3. Simulation: 9, 22, 35, 47, 53, 67, 88, 90, 97, 102, 118, 122,
126, 140, 148, 155, 160
4 Fault Test Generation:
Combinational circuits: 5,11,30,39,42,45,57,61,70,80,116,123,
139, 149, 157
Sequential circuits: 7, 10, 20, 21, 27, 36, 39, 41, 48, 65, 72.
79. 83. 89. 91. 145. 149. 152
Asynchronous circuits: 3, 25, 63
For LSI: 20, 145, 147
Algebraic Methods: 12, 28, 52
Partitioning for Fault Diagnosis: 2
Design for Fault Diagnosis: 37, 68, 82, 87, 113, 129, 138, 139
Grand Theoretical Nethods: 23, 24
Fault Diagnosis Systems: 29, 32
Multinia Faulte: 45. 161
Intermittent Faulte: 76
5. Pantitioning. Pouting and Placement: 1. 34. 51. 60. 78. 95. 98.
106. 121. 124. 142. 154
6 IC Deglupt 18, 33, 51, 85
$\mathbf{T}_{\mathbf{A}}$ is propagation of $\mathbf{S}_{\mathbf{A}}$ ($\mathbf{S}_{\mathbf{A}}$
Participation from Tools.
Carphony 15 53 54 151
Graph Indory; 1, 34, 44, 30, 73, 103, 114, 133, 137, 150, 153
Complers; Mo
Uptimization: 14

INDEX BY DEGREE-GRANTING INSTITUTION.

Air Force Institute of Technology.....: 16, 53, 146 Case Western Reserve University 11, 13, 55, 84, 102, 114, 120, 155, 158 Clarkson College of Technology 36 Cornell University 75 Duke University...... 109 Illinois Institute of Technology.....: 20, 99 John Hopkins University 45 Nassachusetts Institute of Technology..: 17, 42, 65, 103, 140 Polytechnic Institute of Brooklyn.....: 48, 83, 133 Purdue University..... - 8 147, 150, 156, 157 University of British Columbia, Canada.: 44 University of Celifornia, Berkeley.....: 4, 14, 43 University of California, Los Angeles..: 60, 96, 97, 117, 126, 151 University of Edinburgh, England.....: 121 University of Idaho 63, 129 University of Illinois, Urbana...... 1, 26, 38, 49, 66, 77, 94, 108, 111, 113, 130, 134, 136, 138, 142, 148 University of Manchester, England..... 51 University of Missouri, Columbia.....: 41, 88, 89 University of Missouri, Rolla..... 6, 31, 69, 86, 107, 122, 141 University of Southampton, England....: 110, 159 University of Southern California.....: 19, 82, 90, 91 University of Waterloo, Canada..... 29, 32, 47, 71, 98, 154

DESIGN AUTOMATION COURSES OFFERED.AT THE CITY COLLEGE OF THE CITY UNIVERSITY OF NEW YORK

COURSE TITLE: Design Automation of Digital System (Fall, 1974)

CATALOG DESCRIPTION:

Philosophy and languages for computer-aided logic design of digital systems, translation (compilation) of design languages, computer-aided logic syntheses, system and logic simulation, partitioning and card selection, placement and routing techniques. High level representation and analysis of digital systems. A complete design automation system. Recent development and future trends in automated design and analysis of digital systems.

COURSE OUTLINE:

1. Modelling philosophy for digital system.

Computer-aided analysis (determinancy, deadlocks).

3. Languages for computer-aided logic/ system design.

4. Hardware complier (translation of design languages).

5. System level simulation.

6. Logic syntheses.

7. Logic level simulation

8. Partitioning, card selection, placement and routing.

9. A complete, interactive design automation system.

10. Recent development in computer-aided analysis and design of digital systems.

11. Future trend in design automation.

PREREQUISTE: EE 110 or Computer Science 224 NO. of UNITS: 3

FACULTY IN CHARGE: Stephen Y. H. Su. Room 615, Steinman Hall 621-2392 COURSE TITLE: Fault Diagnosis and Fault-tolerant Computing (Spring, 1975)

CATALOG DESCRIPTION:

Detection and location of single and location of single multiple failures in digital networks. Efficient algorithms for generating tests for testing permanent and transient faults. Design of diagnosable networks, design to simplify testing. Introduction to the design of fault-tolerant systems including static, dynamic redundancy. Fail-soft digital systems. Testing redundant networks. Recent development and future trends in fault diagnosis.

COURSE OUTLINE:

1. Overview and recent development in fault diagnosis.

2. Fault diagnosis of combinational networks.

3. Fault diagnosis of sequential networks.

4. Detection and location of multiple faults.

Transient failures and non-struck type faults.

 Design of fault-tolerant and fail-soft digital systems.

7. Identification of redundant components in digital systems

8. Identification of indistinguishable faults.

....

9. Design of diagnosable digital networks.

 Fault location of digital systems with redundancy.

11. Self-repair computers.

 Future trend on fault-tolerant computing and fault diagnosis.

PREREQUISITE: EE 110 or Computer Science 224

FACULTY IN CHARGE: Stephen Y. H. Su

Room 615, Steinman Hall 621-2392

48

PROCEEDING FOR 9th and 10th DA WORKSHOP

The following is the rate schedule as agreed to by SIGDA and the DA Technical Committee of IEEE.

	Copies	•	
1)		9th DA Workshop Proceeding 376 Pages	g (1972) @ \$10.00
2)		10th DA Workshop Proceedin 288 Pages	ngs (1973)
		SIGDA Members	@ \$10.00 =
		ACM Members	
		Non-ACM/Non SIG Persons	@ \$16.00 =
		Subscribers	@ \$16.00 =
	(Member N	Number)	TOTAL =

Please send your order prepaid to:

ACM Inc. P. O. Box 12105 Church Street Station New York, New York 10249

Make your checks payable to Association for Computing Machinery (an added charge is made for billing).

		The second s									
JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA	JOIN SIGDA
Name (please	type or	print)		Annual membership dues are \$3.00 for ACM members and \$5.00 for others						
Affili	ation		······		Enclosed annual dues.					s.	
Mailin	g Addre	ss						Pleas	e send	more in	fo.
							Mail	to SIG ACM	DA INC,		
City	State	e Zip						P.O Chu New	. Box 1 rch Str York,	2105 eet Sta NY 102	tion 49

Association for Computing Machinery 1133 Avenue of the Americas, New York, New York 10036

Numbrati Ort. PAID New York, N.Y.