

Instruction Set Summary (Concluded)

Mnemonic	Description	# Words	Instruction Bit Code
			F E D C B A 9 8 7 6 5 4 3 2 1 0
STXM	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0 1
SUB	Subtract from accumulator with shift	1	0 0 0 1 ← S → ← D →
SUBB	Subtract from accumulator with borrow	1	0 1 0 0 1 1 1 1 ← D →
SUBC	Conditional subtract	1	0 1 0 0 0 1 1 1 ← D →
SUBH	Subtract from high accumulator	1	0 1 0 0 0 1 0 0 ← D →
SUBK	Subtract from accumulator short immediate	1	1 1 0 0 1 1 0 1 ← K →
SUBS	Subtract from low accumulator with sign-extension suppressed	1	0 1 0 0 0 1 0 1 ← D →
SUBT	Subtract from accumulator with shift specified by T register	1	0 1 0 0 0 1 1 0 ← D →
SXF	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1
TBLR	Table read	1	0 1 0 1 1 0 0 0 ← D →
TBLW	Table write	1	0 1 0 1 1 0 0 1 ← D →
TRAP	Software interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1 0
XOR	Exclusive-OR with accumulator	1	0 1 0 0 1 1 0 0 ← D →
XORK	Exclusive-OR immediate with accumulator with shift	2	1 1 0 1 ← S → 0 0 0 0 0 1 1 0
ZAC	Zero accumulator	1	1 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0
ZALH	Zero low accumulator and load high accumulator	1	0 1 0 0 0 0 0 0 ← D →
ZALR	Zero low accumulator and load high accumulator with rounding	1	0 1 1 1 1 0 1 1 ← D →
ZALS	Zero accumulator and load low accumulator with sign-extension suppressed	1	0 1 0 0 0 0 0 1 ← D →

Assembler Directives (Concluded)

LOAD (Force Load): Defines symbols for other programs.
 [<label>] LOAD <symbol>[,<symbol>] [<comment>]

MLIB (Define MACRO Library): Specifies the library containing macro definitions.
 [<label>] MLIB '<pathname>' [<comment>]

OPTION (Output Options): Selects several options for the assembler listing output.
 [<label>] OPTION <option list> [<comment>]

PAGE (Eject Page): Continues source listing on new page.
 [<label>] PAGE [<comment>]

PEND (Program Segment End): Terminates definition of a block of program-relocatable code.
 [<label>] PEND [<comment>]

PSEG (Program Segment): Defines succeeding locations as program-relocatable.
 [<label>] PSEG [<comment>]

REF (External Reference): Provides access to symbols defined in other programs.
 [<label>] REF <symbol>[,<symbol>] [<comment>]

RORG (Relocatable Origin): Defines succeeding locations as program-relocatable and initializes location counter.
 [<label>] RORG [[<exp>] /<comment>]

SREF (Secondary External Reference): Provides secondary access to symbols defined in other programs.
 [<label>] SREF <symbol>[,<symbol>] [<comment>]

TEXT (Initialize Text): Places a character string in successive program memory words.
 [<label>] TEXT [-]'<string>' [<comment>]

TITL (Page Title): Supplies source listing page titles.
 [<label>] TITL '<string>' [<comment>]

UNL (Stop Source Listing): Halts source listing output until the occurrence of a LIST directive.
 [<label>] UNL [<comment>]

XEND (Independent Segment End): Terminates definition of an independently stored program segment, defined by EXEC.
 [<label>] XEND [<comment>]

TMS320C25 DIGITAL SIGNAL PROCESSOR Programmer's Reference Card

TI Customer Response Center (CRC) Hotline Number

For help with the TMS320C25, call 1-800-232-3200.

Symbols for Instruction Set Summary

SYMBOL	MEANING
B	4-bit field specifying a bit code
CM	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
I	Addressing mode bit
K	Immediate operand field
PA	Port address (PA0 through PA15 are predefined assembler symbols equal to 0 through 15, respectively.)
PM	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
X	3-bit accumulator left-shift field

Assembler Directives

AORG (Absolute Origin): Defines succeeding locations as absolute and places a value in the location counter.
 [<label>] AORG [<exp>] /<comment>]

BES (Block Ending with Symbol): Advances location counter and assigns a label the value of location following block.
 [<label>] BES <exp> [<comment>]

BSS (Block Starting with Symbol): Advances location counter and assigns a label the value of location of first word in block.
 [<label>] BSS <exp> [<comment>]

CEND (Common Segment End): Terminates definition of a block of common-relocatable code.
 [<label>] CEND [<comment>]

COPY (Copy Source File): Causes source statements to be read from a different file.
 [<label>] COPY <file-name> [<comment>]

CSEG (Common Segment): Defines succeeding locations as common-relocatable.
 [<label>] CSEG ['<string>' /<comment>]

DATA (Initialize Word): Places values in successive program memory words.
 [<label>] DATA <exp>[,<exp>] [<comment>]

DEF (External Definition): Defines symbols for other programs.
 [<label>] DEF <symbol>[,<symbol>] [<comment>]

DEND (Data Segment End): Terminates definition of a block of data-relocatable code.
 [<label>] DEND [<comment>]

DORG (Dummy Origin): Defines succeeding locations as a dummy block.
 [<label>] DORG <exp> [<comment>]

DSEG (Data Segment): Defines succeeding locations as data-relocatable.
 [<label>] DSEG [<comment>]

END (Program End): Terminates the assembly.
 [<label>] END [<symbol> /<comment>]

EQU (Define Assembly-Time Constant): Assigns symbol value.
 [<label>] EQU <exp> [<comment>]

EXEC (Independent Program Segment): Defines independently stored program segment and loads location counter.
 [<label>] EXEC <pma> [<comment>]

IDT (Program Identifier): Names the object module produced.
 [<label>] IDT '<string>' [<comment>]

LIST (Restart Source Listing): Resumes source listing.
 [<label>] LIST [<comment>]



Instruction Set Summary

Mnemonic	Description	# Words	Instruction Bit Code																
			F	E	D	C	B	A	9	8									
ABS	Absolute value of accumulator	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1		
ADD	Add to accumulator with shift	1	0	0	0	0	←S→		←I→	←D→									
ADDC	Add to accumulator with carry	1	0	1	0	0	0	0	1	1	←D→								
ADDH	Add to high accumulator	1	0	1	0	0	1	0	0	0	←D→								
ADDK	Add to accumulator short immediate	1	1	1	0	0	1	1	0	0	←K→								
ADDS	Add to low accumulator with sign-extension suppressed	1	0	1	0	0	1	0	0	1	←D→								
ADDT	Add to accumulator with shift specified by T register	1	0	1	0	0	1	0	1	0	←D→								
ADLK	Add to accumulator long immediate with shift	2	1	1	0	1	←S→		←00000010										
ADRK	Add to auxiliary register short immediate	1	0	1	1	1	1	1	0	0	←K→								
AND	AND with accumulator	1	0	1	0	0	1	1	1	0	←D→								
ANDK	AND immediate with accumulator with shift	2	1	1	0	1	←S→		←00000100										
APAC	Add P register to accumulator	1	1	1	0	0	1	1	0	0	0	1	0	1	0	1			
B	Branch unconditionally	2	1	1	1	1	1	1	1	1	←D→								
BACC	Branch to address specified by accumulator	1	1	1	0	0	1	1	0	0	1	0	1	0	1				
BANZ	Branch on auxiliary register not zero	2	1	1	1	1	0	1	1	1	←D→								
BBNZ	Branch if TC bit ≠ 0	2	1	1	1	1	0	0	1	1	←D→								
BBZ	Branch if TC bit = 0	2	1	1	1	1	0	0	0	1	←D→								
BC	Branch on carry	2	0	1	0	1	1	1	0	1	←D→								
BGEZ	Branch if accumulator ≥ 0	2	1	1	1	1	0	1	0	0	←D→								
BGZ	Branch if accumulator > 0	2	1	1	1	1	0	0	0	1	←D→								
BIT	Test bit	1	1	0	0	1	←B→		←I→		←D→								
BITT	Test bit specified by T register	1	0	1	0	1	0	1	1	1	←D→								
BIOZ	Branch on I/O status = 0	2	1	1	1	1	0	1	0	1	←D→								
BLEZ	Branch if accumulator ≤ 0	2	1	1	1	0	0	1	0	1	←D→								
BLKD	Block move from data memory to data memory	2	1	1	1	1	1	1	0	1	←D→								
BLKP	Block move from program memory to data memory	2	1	1	1	1	1	0	0	1	←D→								
BLZ	Branch if accumulator < 0	2	1	1	1	0	0	1	1	1	←D→								
BNC	Branch on no carry	2	0	1	0	1	1	1	1	1	←D→								
BNV	Branch if no overflow	2	1	1	1	0	1	1	1	1	←D→								
BNZ	Branch if accumulator ≠ 0	2	1	1	1	0	1	0	1	1	←D→								
BV	Branch on overflow	2	1	1	1	1	0	0	0	1	←D→								
BZ	Branch if accumulator = 0	2	1	1	1	0	1	0	1	1	←D→								
CALA	Call subroutine indirect	1	1	1	0	0	1	1	0	0	1	0	0	1	0	0			
CALL	Call subroutine	2	1	1	1	1	1	1	0	1	←D→								
CMPL	Complement accumulator	1	1	1	0	0	1	1	0	0	1	0	0	1	1	1			
CMPR	Compare auxiliary register with auxiliary register ARO	1	1	1	0	0	1	1	0	0	1	0	0	0	0	0			
CNFD	Configure block as data memory	1	1	1	0	0	1	1	0	0	0	0	0	0	1	0			
CNFP	Configure block as program memory	1	1	1	0	0	1	1	0	0	0	0	0	0	1	0			
DINT	Disable interrupt	1	1	1	0	0	1	1	0	0	0	0	0	0	0	1			
DMOV	Data move in data memory	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0			
EINT	Enable interrupt	1	1	1	0	0	1	1	0	0	0	0	0	0	0	0			
FORT	Format serial port registers	1	1	1	0	0	1	1	0	0	0	0	1	1	1	0			
IDLE	Idle until interrupt	1	1	1	0	0	1	1	0	0	0	1	1	1	1	1			
IN	Input data from port	1	1	0	0	0	←PA→		←I→		←D→								
LAC	Load accumulator with	1	0	0	1	0	←S→		←I→		←D→								
LACK	Load accumulator immediate short	1	1	1	0	0	1	0	1	0	←K→								
LACT	Load accumulator with shift specified by T register	1	0	1	0	0	0	1	0	1	←D→								
LALK	Load accumulator long immediate with shift	2	1	1	0	1	←S→		←00000001										
LAR	Load auxiliary register	1	0	0	1	1	0	←R→		←I→		←D→							
LARK	Load auxiliary register immediate short	1	1	1	0	0	0	←R→		←I→		←K→							
LARP	Load auxiliary register pointer	1	0	1	0	1	0	1	1	0	0	0	1	←R→					
LDP	Load data memory page pointer	1	0	1	0	1	0	0	1	0	←D→								
LDPK	Load data memory page pointer immediate	1	1	1	0	0	1	0	0	0	←K→								
LPH	Load high P register	1	0	1	0	1	0	0	1	1	←D→								
LST	Load status register ST0	1	0	1	0	0	0	0	1	1	←D→								
LST1	Load status register ST1	1	0	1	0	0	0	1	1	1	←D→								
LRLK	Load auxiliary register long immediate	2	1	1	0	1	←R→		←00000000										
LT	Load T register	1	0	0	1	1	1	0	0	1	←D→								

Instruction Set Summary (Continued)

Mnemonic	Description	# Words	Instruction Bit Code														
			F	E	D	C	B	A	9	8							
LTA	Load T register and accumulate previous product	1	0	0	1	1	1	0	1	0	←D→						
LTD	Load T register, accumulate previous product, and move data	1	0	0	1	1	1	1	1	1	←D→						
LTP	Load T register and store P register in accumulator	1	0	0	1	1	1	1	1	0	←D→						
LTS	Load T register and subtract previous product	1	0	1	0	1	1	0	1	1	←D→						
MAC	Multiply and accumulate	2	0	1	0	1	1	1	0	1	←D→						
MACD	Multiply and accumulate with data move	2	0	1	0	1	1	1	0	0	←D→						
MAR	Modify auxiliary register	1	0	1	0	1	0	1	0	1	←D→						
MPY	Multiply (with T register, store product in P register)	1	0	0	1	1	1	0	0	0	←D→						
MPYA	Multiply and accumulate previous product	1	0	0	1	1	1	0	1	0	←D→						
MPYK	Multiply immediate	1	1	0	1	←K→		←D→									
MPYS	Multiply and subtract previous product	1	0	0	1	1	1	0	1	1	←D→						
MPYU	Multiply unsigned	1	1	1	0	0	1	1	1	1	←D→						
NEG	Negate accumulator	1	1	1	0	0	1	1	0	0	0	0	0	0	0	1	
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	
NORM	Normalize contents of accumulator	1	1	1	0	0	1	1	0	1	←D→						
OR	OR with accumulator	1	0	1	0	0	1	1	0	1	←D→						
ORK	OR immediate with accumulator with shift	2	1	1	0	1	←S→		←00000101								
OUT	Output data to port	1	1	1	1	0	←PA→		←I→		←D→						
PAC	Load accumulator with P register	1	1	1	0	0	1	1	0	0	0	0	1	0	1	0	
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	0	0	0	0	1	1	1	0	
POPD	Pop top of stack to data memory	1	0	1	1	1	0	1	0	1	←D→						
PSHD	Push data memory value onto stack	1	0	1	0	1	0	0	1	←D→							
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	0	0	0	0	1	1	1	0	
RC	Reset carry bit	1	1	1	0	0	1	1	0	0	0	1	0	0	0	0	
RET	Return from subroutine	1	1	1	0	0	1	1	0	0	0	1	0	0	1	0	
RFSM	Reset serial port frame synchronization mode	1	1	1	0	0	1	1	0	0	0	1	0	1	0	1	
RHM	Reset hold mode	1	1	1	0	0	1	1	0	0	0	1	1	0	0	0	
ROL	Rotate accumulator left	1	1	1	0	0	1	1	0	0	0	1	1	0	1	0	
ROR	Rotate accumulator right	1	1	1	0	0	1	1	0	0	0	1	1	0	1	0	
ROVM	Reset overflow mode	1	1	1	0	0	1	1	0	0	0	0	0	0	0	1	
RPT	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	←D→						
RPTK	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	←K→						
RSXM	Reset sign-extension mode	1	1	1	0	0	1	1	0	0	0	0	0	0	1	1	
RTC	Reset test/control flag	1	1	1	0	0	1	1	0	0	0	1	0	0	1	0	
RTXM	Reset serial port transmit mode	1	1	1	0	0	1	1	0	0	0	1	0	0	0	0	
RXF	Reset external flag	1	1	1	0	0	1	1	0	0	0	0	1	1	0	0	
SACH	Store high accumulator with shift	1	0	1	1	0	←X→		←I→		←D→						
SACL	Store low accumulator with shift	1	0	1	1	0	←X→		←I→		←D→						
SAR	Store auxiliary register	1	0	1	1	0	←R→		←I→		←D→						
SBLK	Subtract from accumulator long immediate with shift	2	1	1	0	1	←S→		←00000011								
SBRK	Subtract from auxiliary register short immediate	1	0	1	1	1	1	1	1	1	←K→						
SC	Set carry bit	1	1	1	0	0	1	1	0	0	0	1	0	0	0	1	
SFL	Shift accumulator left	1	1	1	0	0	1	1	0	0	0	0	1	0	0	0	
SFR	Shift accumulator right	1	1	1	0	0	1	1	0	0	0	0	1	0	0	1	
SFSM	Set serial port frame synchronization mode	1	1	1	0	0	1	1	0	0	0	1	0	1	0	1	
SHM	Set hold mode	1	1	1	0	0	1	1	0	0	0	1	1	0	0	1	
SOVM	Set overflow mode	1	1	1	0	0	1	1	0	0	0	0	0	0	0	1	
SPAC	Subtract P register from accumulator	1	1	1	0	0	1	1	0	0	0	0	1	0	1	0	
SPH	Store high P register	1	0	1	1	1	1	0	1	0	1	←D→					
SPL	Store low P register	1	0	1	1	1	1	0	0	1	←D→						
SPM	Set P register output shift mode	1	1	1	0	0	1	1	0	0	0	0	0	0	0	1	
SQRA	Square and accumulate	1	0	0	1	1	1	0	0	1	←D→						
SQRS	Square and subtract previous product	1	0	1	0	1	0	1	0	1	←D→						
SST	Store status register ST0	1	0	1	1	1	0	0	0	1	←D→						
SST1	Store status register ST1	1															