

Interfacing the DP8422A to an Asynchronous Port B in a Dual 68020 System

National Semiconductor
Application Note 617
Chris Koehle
July 1989



Interfacing the DP8422A to an Asynchronous Port B in a Dual 68020 System

AN-617

INTRODUCTION

This application note explains interfacing the DP8422A DRAM controller to two 68020 microprocessors that are running at the same frequency, but asynchronously to each other. This application note is a supplement to AN-539 (Interfacing the DP8420A/21A/22A to the 68020) and is intended to show synchronization logic and timing requirements for a Port B CPU that is running asynchronous to the DP8422A. It is assumed that the reader is already familiar with the 68020 access cycles and the DP8422A modes of operation.

DESIGN DESCRIPTION

This design shows all of the logic necessary to interface an asynchronous 20 MHz 68020 to the DP8422A Port B control inputs. This design is a worst case example and includes some logic that would not be needed in slower systems (i.e., 68000 @ 10 MHz). In our example, a Port B access begins when the asynchronous 68020 places a valid address on the address bus and asserts the address strobe, \overline{AS} . In order to synchronize this signal to the DP8422A, it is run through two DQ flip-flops, which are clocked by Port A's input clock. The first DQ is run by an inverted clock in order to reduce the synchronization delay time by $1/2T$. Once \overline{AREQB} is asserted, the access request is latched on the DP8422A and an access will start. If \overline{GRANTB} is asserted, signaling Port B control of the access port, and a refresh is not in progress, the DP8422A will assert an access \overline{RAS} .

The transfer acknowledge signal, \overline{ATACKB} is also asserted from \overline{AREQB} asserting (or from the same edge of clock that starts \overline{RAS} for a delayed access). \overline{AREQB} also runs through two DQ flip-flops before being input as \overline{DSACK} to the 68020B. These two flip-flops serve a dual purpose, one being to synchronize the \overline{ATACKB} signal to the 68020B clock, and the other is to provide 1T of delay for the \overline{ATACKB} signal.

Once \overline{DSACK} is sampled as asserted by the 68020, \overline{AS} is negated, signifying an end to the present access. \overline{AS} negating is used to negate the \overline{DSACK} input by presetting the two flip-flops connected to this input. This is done to guarantee that the 68020B \overline{DSACK} signal is negated prior to the next access request being valid. The "Q" output that is connected to the \overline{DSACK} input on the 68020 is also run through $1\frac{1}{2}T$ of delay ($2DQ$'s) before it is used to preset the flip-flop that drives \overline{AREQB} . The preset is used to negate the \overline{AREQB} signal and to hold it negated for the required \overline{AREQB} negated pulse width as specified by the DP8422A. \overline{AS} is also used to preset this signal so \overline{AREQB} does not get asserted in instances where there are not back-to-back accesses. The $1\frac{1}{2}T$ delay is used so that the \overline{AREQB} signal is negated after data is sampled by the 68020. In addition to the parameters calculated in AN-539, these additional parameters are included to show how the synchronizing logic still meets the necessary setup times required by the system (the "\$" symbol refers to a DP8422A parameter, and the "#" symbol refers to a 68020 parameter).

$$\begin{aligned} \$101 \quad \overline{AREQB} \text{ Asserted Setup to CLK High} \\ & \text{(The DP8422A-25 needs 7 ns)} \\ & = 1 T_{CP} - t_{PHL} \text{ (74F74 DQ Flip-Flop)} \\ & = 50 \text{ ns} - 8 \text{ ns} \\ & = 42 \text{ ns} \end{aligned}$$

$$\begin{aligned} \#47a \quad \overline{DSACK} \text{ Asserted Setup Time} \\ & \text{(68020 needs 5 ns)} \\ & \frac{1}{2} T_{CP} - t_{PHL} \text{ (74F74)} \\ & 25 \text{ ns} - 8 \text{ ns} \\ & 17 \text{ ns} \end{aligned}$$

\overline{AS} negated pulse width guarantees the DP8422A meets \overline{AREQB} negated pulse width (\$117) through the preset of DQ flip-flop which is connected to \overline{AREQB} input.





FIGURE 1. Dual Porting with the DP8422A with an Asynchronous Port B


TL/F/10441-1

Synchronizing Logic for a Dual 68020 Asynchronous System




TL/F/10441-2

68020 Asynchronous Port B—Single Access




TL/F/10441-3

**Back to Back Accesses where DQ Catches
AS Negated Pulse in between Accesses**



TL/F/10441-4



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: 1(800) 272-9959
TWX: (910) 339-9240

National Semiconductor GmbH
Livry-Gargan-Str. 10
D-82256 Fürstenfeldbruck
Germany
Tel: (81-41) 35-0
Telex: 527849
Fax: (81-41) 35-1

National Semiconductor Japan Ltd.
Sumitomo Chemical
Engineering Center
Bldg. 7F
1-7-1, Nakase, Mihama-Ku
Chiba-City,
Chiba Prefecture 261
Tel: (043) 299-2300
Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semicondutores Do Brazil Ltda.
Rue Deputado Lacorda Franco
120-3A
Sao Paulo-SP
Brazil 05418-000
Tel: (55-11) 212-5066
Telex: 391-1131931 NSBR BR
Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
Building 16
Business Park Drive
Monash Business Park
Nottingham, Melbourne
Victoria 3168 Australia
Tel: (3) 558-9999
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.