


Features

- **HIGH DENSITY PROGRAMMABLE LOGIC**
 - 1000 PLD Gates
 - 32 I/O Pins, Two Dedicated Inputs
 - 32 Registers
 - High Speed Global Interconnect
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
- **3.3V LOW VOLTAGE 2032 ARCHITECTURE**
 - Interfaces With Standard 5V TTL Devices
 - 60 mA Typical Active Current
 - Fuse Map Compatible with 5V ispLSI/pLSI 2032
- **HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY**
 - $f_{max} = 100$ MHz Maximum Operating Frequency
 - $t_{pd} = 7.5$ ns Propagation Delay
 - Electrically Erasable and Reprogrammable
 - Non-Volatile
 - 100% Tested at Time of Manufacture
- **ispLSI OFFERS THE FOLLOWING ADDED FEATURES**
 - 3.3V In-System ProgrammabilityTM Using Boundary Scan Test Access Port (TAP)
 - Open-Drain Output Option for Flexible Bus Interface Capability, Allowing Easy Implementation of Wired-OR or Bus Arbitration Logic (2032V)
 - Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- **THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs**
 - Enhanced Pin Locking Capability
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Programmable Output Slew Rate Control
 - Flexible Pin Placement
 - Optimized Global Routing Pool Provides Global Interconnectivity
- **ispLSI/pLSI DEVELOPMENT TOOLS**
 - pDS[®] Software**
 - Easy to Use PC WindowsTM Interface
 - Boolean Logic Compiler
 - Manual Partitioning, Automatic Place and Route
 - Static Timing Table
 - pDS+TM Software**
 - Industry Standard, Third-Party Design Environments
 - Schematic Capture, State Machine, HDL
 - Automatic Partitioning and Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram




Description

The ispLSI and pLSI 2032V/LV are High Density Programmable Logic Devices that can be used in both 3.3V and 5V systems. The devices contain 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032V/LV features in-system programmability through the Boundary Scan Test Access Port (TAP). The ispLSI 2032V/LV offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 2032V/LV device, but multiplexes four input pins to control in-system programming.

The basic unit of logic on the ispLSI and pLSI 2032V/LV devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. A7 (see figure 1). There are a total of eight GLBs in the ispLSI and pLSI 2032V/LV devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are

Functional Block Diagram

Figure 1. ispLSI and pLSI 2032V/LV Functional Block Diagram



brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

The devices also have 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise. Device pins can be safely driven to 5 Volt signal levels to support mixed-voltage systems.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the ORP. Each ispLSI and pLSI 2032V/LV device contains one Megablock.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 2032V/LV devices are selected using the dedicated clock pins. Three dedicated

clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

Programmable Open-Drain Outputs

In addition to the standard output configuration, the outputs of the ispLSI and pLSI 2032V are individually programmable, either as a standard totem-pole output or an open-drain output. The totem-pole output drives the specified V_{oh} and V_{ol} levels, whereas the open-drain output drives only the specified V_{ol} . The V_{oh} level on the open-drain output depends on the external loading and pull-up. This output configuration is controlled by a programmable fuse. When this fuse is erased (JEDEC "1"), the output is configured as a totem-pole output. When this fuse is programmed (JEDEC "0"), the output is configured as an open-drain. The default configuration when the device is in bulk erased state is totem-pole configuration. The open-drain/totem-pole option is selectable through the pDS and pDS+ software tools.

Software Support

The open-drain output option will be supported by pDS version 3.1 and above, or pDS+ version 3.5 and above.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC} -0.5 to +5.6V
 Input Voltage Applied -0.5 to +5.6V
 Off-State Output Voltage Applied -0.5 to +5.6V
 Storage Temperature -65 to +150°C
 Case Temp. with Power Applied -55 to 125°C
 Max. Junction Temp. (T_J) with Power Applied ... 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Condition

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	3.0	3.6	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	3.0	3.6	V
V_{IL}	Input Low Voltage		$V_{SS} - 0.5$	0.8	V
V_{IH}	Input High Voltage		2.0	5.25	V

Table 2 - 0005/2032LV

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC} = 3.3\text{V}$, $V_{IN} = 2.0\text{V}$
C_2	I/O Capacitance	8	pf	$V_{CC} = 3.3\text{V}$, $V_{IO} = 2.0\text{V}$
C_3	Clock and Global Output Enable Capacitance	13	pf	$V_{CC} = 3.3\text{V}$, $V_Y = 2.0\text{V}$

Table 2-0006/2032LV

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	—	Years
ispLSI Erase/Reprogram Cycles	10000	—	Cycles
pLSI Erase/Reprogram Cycles	100	—	Cycles

Table 2-0008A-2032-isp


Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time 10% to 90%	≤ 1.5 ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure 2

3-state levels are measured 0.5V from steady-state active level.

Table 2 - 0003/2032

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

0213A

Output Load Conditions (see figure 2)

TEST CONDITION		R1	R2	CL
A		316Ω	348Ω	35pF
B	Active High	∞	348Ω	35pF
	Active Low	316Ω	348Ω	35pF
C	Active High to Z at $V_{OH}-0.5V$	∞	348Ω	5pF
	Active Low to Z at $V_{OL}+0.5V$	316Ω	348Ω	5pF

Table 2 - 0004A

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
VOL	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	—	—	0.4	V
VOH	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	—	—	V
IIL	Input or I/O Low Leakage Current	$0V \leq V \leq V_{IN}(\text{Max.})$	—	—	-10	μA
IIH	Input or I/O High Leakage Current	$(V_{CC} - 0.2)V \leq V_{IN} \leq V_{CC}$	—	—	10	μA
		$V_{CC} \leq V_{IN} \leq 5.25V$	—	—	50	mA
IIL-isp	ispEN Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$	—	—	-150	μA
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	—	—	-150	μA
IOS¹	Output Short Circuit Current	$V_{CC} = 3.3V, V_{OUT} = 0.5V$	—	—	-100	mA
ICC^{2, 4}	Operating Power Supply Current	$V_{IL} = 0.0V, V_{IH} = 3.0V$ $f_{TOGGLE} = 1 \text{ MHz}$	—	60	—	mA

Table 2-0007/2032V

1. One output at a time for a maximum duration of one second. $V_{OUT} = 0.5V$ was selected to avoid test problems by tester ground degradation. Guaranteed but not 100% tested.
2. Measured using two 16-bit counters.
3. Typical values are at $V_{CC} = 3.3V$ and $T_A = 25^\circ C$.
4. Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to Power Consumption section of this data sheet and Thermal Management section of the 1996 Lattice Semiconductor Data Book to estimate Maximum I_{CC} .

External Timing Parameters

Over Recommended Operating Conditions

				2032V		2032LV		2032LV		
PARAMETER	TEST COND. ⁴	# ²	DESCRIPTION ¹	-100		-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{pd1}	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	–	7.5	–	10	–	15	ns
t _{pd2}	A	2	Data Propagation Delay	–	12	–	15	–	20	ns
f _{max}	A	3	Clock Frequency with Internal Feedback ³	100	–	80	–	60	–	MHz
f _{max} (Ext.)	–	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	80	–	64.5	–	50	–	MHz
f _{max} (Tog.)	–	5	Clock Frequency, Max. Toggle	125	–	100	–	71.4	–	MHz
t _{su1}	–	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.5	–	6	–	7	–	ns
t _{co1}	A	7	GLB Reg. Clock to Output Delay, ORP Bypass	–	5.5	–	8	–	10	ns
t _{h1}	–	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0	–	0	–	0	–	ns
t _{su2}	–	9	GLB Reg. Setup Time before Clock	7	–	7.5	–	10	–	ns
t _{co2}	–	10	GLB Reg. Clock to Output Delay	–	6.5	–	9	–	12	ns
t _{h2}	–	11	GLB Reg. Hold Time after Clock	0	–	0	–	0	–	ns
t _{r1}	A	12	Ext. Reset Pin to Output Delay	–	12	–	14	–	16	ns
t _{rw1}	–	13	Ext. Reset Pulse Duration	5	–	7	–	8	–	ns
t _{ptoen}	B	14	Input to Output Enable	–	13	–	15	–	18	ns
t _{ptoedis}	C	15	Input to Output Disable	–	13	–	15	–	18	ns
t _{goen}	B	16	Global OE Output Enable	–	7.5	–	10	–	12	ns
t _{goedis}	C	17	Global OE Output Disable	–	7.5	–	10	–	12	ns
t _{wh}	–	18	External Synchronous Clock Pulse Duration, High	4	–	5	–	7	–	ns
t _{wl}	–	19	External Synchronous Clock Pulse Duration, Low	4	–	5	–	7	–	ns

Table 2-0030/2032V

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.

Internal Timing Parameters¹

Over Recommended Operating Conditions

			2032V		2032LV		2032LV		UNITS
PARAMETER	# ²	DESCRIPTION	-100		-80		-60		
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Inputs									
t _{io}	20	Input Buffer Delay	–	0.3	–	0.9	–	1.3	ns
t _{din}	21	Dedicated Input Delay	–	0.9	–	1.9	–	2.8	ns
GRP									
t _{grp}	22	GRP Delay	–	0.8	–	1.3	–	1.9	ns
GLB									
t _{4ptbpc}	23	4 Product Term Bypass Path Delay (Combinatorial)	–	4.2	–	5.0	–	8.3	ns
t _{4ptbpr}	24	4 Product Term Bypass Path Delay (Registered)	–	6.0	–	7.2	–	7.9	ns
t _{1ptxor}	25	1 Product Term/XOR Path Delay	–	6.7	–	9.4	–	12.4	ns
t _{20ptxor}	26	20 Product Term/XOR Path Delay	–	7.5	–	8.7	–	10.9	ns
t _{xoradj}	27	XOR Adjacent Path Delay ³	–	8.5	–	9.8	–	12.4	ns
t _{gbp}	28	GLB Register Bypass Delay	–	0.2	–	0.3	–	0.4	ns
t _{gsu}	29	GLB Register Setup Time before Clock	0.2	–	0.4	–	0.8	–	ns
t _{gh}	30	GLB Register Hold Time after Clock	3.8	–	3.7	–	4.3	–	ns
t _{gco}	31	GLB Register Clock to Output Delay	–	1.5	–	1.4	–	1.6	ns
t _{gro}	32	GLB Register Reset to Output Delay	–	2.2	–	2.7	–	2.9	ns
t _{ptre}	33	GLB Product Term Reset to Register Delay	–	3.8	–	5.6	–	8.5	ns
t _{ptoe}	34	GLB Product Term Output Enable to I/O Cell Delay	–	7.0	–	7.4	–	9.1	ns
t _{ptck}	35	GLB Product Term Clock Delay	3.0	4.4	4.8	6.6	6.2	9.0	ns
ORP									
t _{orp}	36	ORP Delay	–	1.3	–	1.7	–	2.8	ns
t _{orpbp}	37	ORP Bypass Delay	–	0.3	–	0.7	–	0.8	ns
Outputs									
t _{ob}	38	Output Buffer Delay	–	1.9	–	2.1	–	2.7	ns
t _{sl}	39	Output Slew Limited Delay Adder	–	11.9	–	12.1	–	12.7	ns
t _{oen}	40	I/O Cell OE to Output Enabled	–	4.9	–	5.4	–	5.7	ns
t _{odis}	41	I/O Cell OE to Output Disabled	–	4.9	–	5.4	–	5.7	ns
t _{goe}	42	Global Output Enable	–	2.6	–	4.6	–	6.3	ns
Clocks									
t _{gy0}	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.8	1.8	3.8	3.8	4.9	4.9	ns
t _{gy1/2}	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	1.8	1.8	3.8	3.8	4.9	4.9	ns
Global Reset									
t _{gr}	45	Global Reset to GLB	–	6.6	–	7.5	–	7.6	ns


1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0036/2032V

2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.

ispLSI and pLSI 2032V/LV Timing Model



Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } su - \text{Clock (min)} \\
 &= (t_{io} + t_{grp} + t_{20ptxor}) + (t_{gsu}) - (t_{io} + t_{grp} + t_{ptck(min)}) \\
 &= (\#20 + \#22 + \#26) + (\#29) - (\#20 + \#22 + \#35) \\
 4.7 \text{ ns} &= (0.3 + 0.8 + 7.5) + (0.2) - (0.3 + 0.8 + 3.0) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{io} + t_{grp} + t_{ptck(max)}) + (t_{gh}) - (t_{io} + t_{grp} + t_{20ptxor}) \\
 &= (\#20 + \#22 + \#35) + (\#30) - (\#20 + \#22 + \#26) \\
 0.7 \text{ ns} &= (0.3 + 0.8 + 4.4) + (3.8) - (0.3 + 0.8 + 7.5) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } co + \text{Output} \\
 &= (t_{io} + t_{grp} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#22 + \#35) + (\#31) + (\#36 + \#38) \\
 10.4 \text{ ns} &= (0.3 + 0.8 + 4.4) + (1.5) + (1.3 + 1.9)
 \end{aligned}$$

Note: Calculations are based upon timing specifications for the ispLSI and pLSI 2032V-100.


Table 2-0042/2032V

Power Consumption

Power consumption in the ispLSI and pLSI 2032V and 2032LV devices depend on two primary factors: the speed at which the device is operating and the number of

product terms used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs f_{max}



Notes: Configuration of two 16-bit counters
Typical current at 3.3V, 25° C

I_{CC} can be estimated for the ispLSI and pLSI 2032V/LV using the following equation:

For 2032V-100 and 2032LV-80 and -60: $I_{CC}(mA) = 15 + (\# \text{ of PTs} * 0.78) + (\# \text{ of nets} * \text{Max freq} * 0.004)$

Where:

of PTs = Number of product terms used in design

of nets = Number of signals used in device

Max freq = Highest clock frequency to the device (in MHz)

The I_{CC} estimate is based on typical conditions (V_{CC} = 3.3V, room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of I_{CC} is sensitive to operating conditions and the program in the device, the actual I_{CC} should be verified.

0127A/2032V/LV

In-System Programmability


The ispLSI devices are the in-system programmable versions of the Lattice Semiconductor high density programmable Large Scale Integration (pLSI) devices. By integrating all the high voltage programming circuitry on-chip, programming can be accomplished by simply shifting data into the device. Once the function is programmed, the non-volatile E²CMOS cells will not lose the pattern even when the power is turned off.

All necessary programming is done via five TTL level logic interface signals. These five signals are fed into the on-chip programming circuitry where a state machine controls the programming. The simple signals for the TAP interface include ISP Enable ($\overline{\text{ispEN}}$), Test Data In


(TDI), Test Data Out (TDO), Test Clock (TCK) and Test Mode Select (TMS). Figure 4 illustrates the block diagram of one possible scheme of the programming interface for the ispLSI 2032V and 2032LV devices. For details on the operation of the internal state machine and programming of the device, refer to the ISP Architecture and Programming section of the 1996 Lattice Semiconductor Data Book.

The device identifier for the ispLSI 2032V and 2032LV is 00301043 hex. This code is the unique device identifier which is generated when a read ID command is performed.

Figure 4. ISP Programming Interface



ispLSI 2032V/LV Shift Register Layout



0182/2032

Note: A logic "1" in the address shift register enables the row for programming or verification.
A logic "0" disables it.

Pin Description

NAME	PLCC PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	Input/Output Pins — These are the general purpose I/O pins used by the logic array.
GOE 0	2	Global Output Enable input pin.
Y0 RESET/Y1	11 35	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device. This pin performs two functions: - Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. - Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
ispEN**/NC TDI*/IN 0 TMS*/NC TDO*/IN 1 TCK*/Y2	13 14 36 24 33	Input — Dedicated in-system programming Boundary Scan Enable input pin. This pin is brought low to enable the programming mode. The TMS, TDI, TDO and TCK controls become active. Input — This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as a serial data input pin to load programming data into the device. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated input pin. Input — When $\overline{\text{ispEN}}$ is logic low, it functions as a mode control pin for the ISP/Boundary state machine. When $\overline{\text{ispEN}}$ is high, it is a no connect (NC) pin. Output/Input — This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated input pin. Input — This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the ISP/Boundary Scan state machine. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.
GND VCC	1, 23 12, 34	Ground (GND) V _{CC}

* ispLSI 2032V and 2032LV only

** $\overline{\text{ispEN}}$ for ispLSI 2032V and 2032LV only; NC for pLSI 2032V and 2032LV must be left floating or tied to V_{CC}, and must not be grounded or tied to any other signal.

Table 2-0002A/2032V/LV


Pin Description

NAME	TQFP PIN NUMBERS*	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	9, 10, 11, 12, 13, 14, 15, 16, 19, 20, 21, 22, 23, 24, 25, 26, 31, 32, 33, 34, 35, 36, 37, 38, 41, 42, 43, 44, 1, 2, 3, 4	Input/Output Pins — These are the general purpose I/O pins used by the logic array.
GOE 0	40	Global Output Enable input pin.
Y0 RESET/Y1	5 29	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device. This pin performs two functions: - Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. - Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
ispEN TDI/IN 0 TMS TDO/IN 1 TCK/Y2	7 8 30 18 27	Input — Dedicated in-system programming Boundary Scan enable input pin. This pin is brought low to enable the programming mode. The TMS, TDI, TDO and TCK controls become active. Input — This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as a serial data input pin to load programming data into the device. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated input pin. Input — When $\overline{\text{ispEN}}$ is logic low, it functions as a mode control pin for the ISP/Boundary state machine. When $\overline{\text{ispEN}}$ is high, it is a no connect (NC) pin. Output/Input — This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated input pin. Input — This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the ISP/Boundary Scan state machine. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.
GND VCC	17, 39 6, 28	Ground (GND) V _{CC}

*ispLSI 2032V and 2032LV only

Table 2-0002B/2032V/LV

Part Number Description



0212/2032LV

ispLSI and pLSI 2032V/LV Ordering Information

COMMERCIAL

FAMILY	f_{max} (MHz)	t_{pd} (ns)	ORDERING NUMBER	PACKAGE
ispLSI	100	7.5	ispLSI 2032V-100LJ44	44-Pin PLCC
	100	7.5	ispLSI 2032V-100LT44	44-Pin TQFP
	80	10	ispLSI 2032LV-80LJ	44-Pin PLCC
	80	10	ispLSI 2032LV-80LT44	44-Pin TQFP
	60	15	ispLSI 2032LV-60LJ	44-Pin PLCC
	60	15	ispLSI 2032LV-60LT44	44-Pin TQFP
pLSI	100	7.5	pLSI 2032V-100LJ44	44-Pin PLCC
	80	10	pLSI 2032LV-80LJ	44-Pin PLCC
	60	15	pLSI 2032LV-60LJ	44-Pin PLCC

Table 2-0041A-08isp/2000

INDUSTRIAL

FAMILY	f_{max} (MHz)	t_{pd} (ns)	ORDERING NUMBER	PACKAGE
ispLSI	60	15	ispLSI 2032LV-60LJI	44-Pin PLCC
	60	15	ispLSI 2032LV-60LT44I	44-Pin TQFP

Table 2-0041B-08isp/2000



Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996
