

HITACHI MOS LSI HD44881





128k-bit CMOS Speech Synthesis ROM

HD44881 is low speed large scale ROM for speech synthesis system. This LSI has a counter and a series/parallel data converter, and can be connected with speech synthesis LSI (HD61880 or HD61885) without external parts.


■ FEATURES

- 128k-bit (8 x 16k) Mask ROM
- 1 bit series output
- 18-bit internal address counter
- Chip select logic with mask program
- Low power dissipation by using CMOS dynamic ROM
 - Operating Power : 1 mW typ.
 - Standby Power : 5 μ W max.
- Single 5V power supply operation

■ BLOCK DIAGRAM



■ PIN ASSIGNMENT



(Top View)

■ SYSTEM SPECIFICATIONS


● Composition of Address Counter

As HD44881 is a dynamic ROM, clock (CPA) must be applied all the time during operation.

Since this LSI has an internal address counter, reading out of data needs only the setup of the starting address to the counter. After that operation, the following serial data can be read out automatically (without any treat of addresses). This function is useful to process the starting data such as speech data.


This address counter consists of 18 bits. The lower

14 bits are used for the internal address, and the upper 4 bits are for the selection of chips (called page address). Since this counter is a 18-bit serial counter, there is no need to set up the address counter again even while the page is changed (transmission between chips). The page addresses given to each chip are determined when ROM is designed, and then programmed with mask.



● Operating Timing Chart

Operating timing chart is shown below. These I/O timings are generated in the speech synthesis LSI, so that the user is not be bothered by these timings when connecting speech synthesis LSI with ROM directly.



● Address Setup

The 18 bits data for address counter are applied from ROMA 1 to ROMA 4, as series input data by each 4 bits. ACS is a synchronous (shift) signal for series/parallel converting. When the final data is applied, ACS and DRQP signals shall be "High" to show the completion of data.

- **Access**

After the setup of the starting address data (ACS = DRQP = 1), RDATA output shall be "High" while ROM access is performing (16 pulses of CPA). At this time, data access is impossible. While RDATA is "Low" after 16 pulses of CPA, reading out of data is enable.

- **Continuous Access**

After the reading out become possible, serial data is read out by one bit per a DRQP (Data Request Pulse). These internal implementations, ROM access and series/

parallel converting, are in pipeline system. So that, the serial access can be performed when the address is changing.

- **Standby Mode**

This LSI has a standby mode to achieve super low power dissipation. In this mode, the internal power supply of LSI is turned OFF by turning \overline{CE} signal to "High". At this time, output terminal RDATA has high impedance.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Terminal Voltage	V_T	- 0.3 to V_{CC} + 0.3	V
Supply Voltage	V_{CC}	- 0.3 to + 7.0	V
Operating Temperature	T_{opr}	- 20 to + 75	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

- **DC Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = -20\text{ to }+75^\circ\text{C}$)**

Item	Symbol	Test Condition	min	typ	max	Unit
Input Voltage	V_{IH}		$V_{CC} - 1.0$	-	-	V
	V_{IL}		-	-	1.0	V
Output Voltage	V_{OH}	$I_{OH} = -0.5\text{ mA}$	$V_{CC} - 0.6$	-	-	V
	V_{OL}	$I_{OL} = 0.5\text{ mA}$	-	-	0.6	V
Input Leakage Current	I_{IL}	$V_{IN} = 0\text{ to }V_{CC}$	-	-	1.0	μA
Output Leakage Current	I_{OL}	$V_{IN} = 0\text{ to }V_{CC}$ At High Impedance	-	-	1.0	μA
Operating Supply Current	I_{CC}	No-Load Output V_{CC} or GND Input	-	-	500	μA
Standby Supply Current	I_{CCS}	No-Load Output $\overline{CE} = V_{CC} - 0.2\text{ V}$	-	-	10	μA

● AC Characteristics (VCC = 5 V ± 10%, Ta = - 20to + 75°C)


Item	Symbol	Value			Unit
		min	typ	max	
Clock Cycle	f _{CP}	150	—	210	kHz
Clock Pulse Width	t _{CPWH}	2.0	—	—	μs
	t _{CPWL}	2.0	—	—	μs
ACS Pulse Width *	t _{ACSWH}	2 · T _{CP}	—	—	
	t _{ACSWL}	2 · T _{CP}	—	—	
Data Setup Time	t _{DSU}	4.0	—	—	μs
Data Hold Time	t _{DH}	0	—	—	μs
Output Delay Time **	t _{PD}	—	—	4.0	μs

* Applied to direct addresses when microcomputer specifies them using HD61885.
When A16 and A17 are applied, ACS pulse width should be at least 3 times T_{CP}.

** C_L = 100pF

*** T_{CP} = 1/f_{CP}

● Timing Chart



HITACHI

A World Leader in Technology

Hitachi America, Ltd.

Semiconductor and IC Sales and Service Division

1800 Bering Drive, San Jose, CA 95112 1-408-292-6404